[coreboot] HT revision 1.02 in K8
c-d.hailfinger.devel.2006 at gmx.net
Mon Nov 3 18:17:22 CET 2008
maybe you can shed some light on the problem below.
Basically, the K8 reports in lspci that it supports HT 1.02, but the
BKDG says it uses HT 1.03. And HT 1.03 is the first publicly available spec.
On 03.11.2008 17:24, Myles Watson wrote:
> On Fri, Oct 24, 2008 at 9:21 AM, Carl-Daniel Hailfinger <
> c-d.hailfinger.devel.2006 at gmx.net> wrote:
>> On 24.10.2008 17:13, Carl-Daniel Hailfinger wrote:
>>> I'm getting the following message from lspci on my K8 machine:
>>> 00:18.0 Host bridge : Advanced Micro Devices [AMD] K8
>>> [Athlon64/Opteron] HyperTransport Technology Configuration [1022:1100]
>>> Control: I/O- Mem- BusMaster- SpecCycle- MemWINV- VGASnoop-
>>> ParErr- Stepping- SERR- FastB2B- DisINTx-
>>> Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort-
>>> <TAbort- <MAbort- >SERR- <PERR- INTx-
>>> Capabilities:  HyperTransport: Host or Secondary Interface
>>> !!! Possibly incomplete decoding for revision 1.02
>>> Command: WarmRst+ DblEnd-
>>> Link Control: CFlE- CST- CFE- <LkFail- Init+ EOC- TXO-
>>> Link Config: MLWI=16bit MLWO=16bit LWI=16bit LWO=16bit
>>> Revision ID: 1.02
>>> Kernel modules: ipmi_si
>>> Note the warning about "Possibly incomplete decoding" which stems from
>>> the fact that the processor mentions HT revision 1.02 which is the last
>>> non-public revision. Every revision from 1.03 and beyond seems to be
>>> publically available. Now the big question is: Can we decode HT 1.02
>>> like HT 1.03 or have there been fundamental changes in between? I'd like
>>> to create a patch for PCIutils (lspci) so we can have full info without
>>> a warning message.
> >From the BKDG:
> 3.1 Configuration Space Accesses
> The AMD Athlon™ 64 and AMD Opteron™ Processors implement configuration space
> as defined in
> the PCI Local Bus Specification, Rev. 2.2, and the HyperTransport™ I/O Link
> Specification, Rev.
> I read that to mean that even though the processor reports Rev 1.02, it's
That certainly would make sense.
More information about the coreboot