[coreboot] [patch][flashrom] sb600 flashrom

Marc Jones Marc.Jones at amd.com
Wed Oct 15 18:07:04 CEST 2008


ron minnich wrote:
> On Wed, Oct 15, 2008 at 8:58 AM, Marc Jones <Marc.Jones at amd.com> wrote:
> 
>> This is with my patch?
> 
> yes
> 
> 
>> Please send lspci.
> 
> 00:14.3 ISA bridge: ATI Technologies Inc SB600 PCI to LPC Bridge
> 00: 02 10 8d 43 0f 00 20 02 00 00 01 06 00 00 80 00
> 10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> 20: 00 00 00 00 00 00 00 00 00 00 00 00 02 10 8d 43
> 30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> 40: 04 00 00 00 43 c0 c3 f7 17 ff 42 00 00 00 00 00
> 50: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> 60: 00 00 00 00 00 0e 00 00 0e 00 0f 00 f0 ff ff ff
> 70: 67 45 23 01 00 00 00 00 01 00 00 00 05 00 00 00
> 80: 08 00 03 a8 00 00 00 00 00 00 00 00 00 00 00 00
> 90: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> a0: 00 01 c0 fe 00 00 00 00 00 00 00 00 00 00 00 00
> b0: 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> 

That looks identical to my system. There isn't a write protect set and 
the decode is 1MB. I used a sst49lf080a without issue.

Marc

-- 
Marc Jones
Senior Firmware Engineer
(970) 226-9684 Office
mailto:Marc.Jones at amd.com
http://www.amd.com/embeddedprocessors





More information about the coreboot mailing list