[coreboot] SimNOW VGA int 1a
mylesgw at gmail.com
Thu Oct 16 21:30:26 CEST 2008
On Thu, Oct 16, 2008 at 1:27 PM, Myles Watson <mylesgw at gmail.com> wrote:
> On Thu, Oct 16, 2008 at 1:25 PM, ron minnich <rminnich at gmail.com> wrote:
>> On Thu, Oct 16, 2008 at 12:19 PM, Marc Jones <marc.jones at amd.com> wrote:
>> > AH! I see. We shouldn't be running out of the ROM. That will be slow. We
>> > should copy the VGA BIOS to real memory and run it there.
>> > Why are you doing ROM init in stage0? I thought this was well into
>> So, safety tip: we can't call ANY ROM in stage2 when we're running
>> doing ROM init.
>> And I just realized the problem: we're calling printk and printk is in
>> no printks allowed in pcibios.c unless we move printk to RAM, i.e.
>> compile printk into stage2.
>> What a revolting development this is! Our beautiful "common code in
>> ROM" idea is going down in flames.
Wait a second. The reason this is broken is that the code setting the PCI
decode register is in the ROM. Can we fix this by calling
pci_conf1_write_config32 instead? It looks like it's in RAM.
-------------- next part --------------
An HTML attachment was scrubbed...
More information about the coreboot