[coreboot] SimNOW VGA int 1a

Myles Watson mylesgw at gmail.com
Thu Oct 16 21:35:57 CEST 2008

On Thu, Oct 16, 2008 at 1:32 PM, ron minnich <rminnich at gmail.com> wrote:

> On Thu, Oct 16, 2008 at 12:30 PM, Myles Watson <mylesgw at gmail.com> wrote:
> >
> > Wait a second.  The reason this is broken is that the code setting the
> > decode register is in the ROM.  Can we fix this by calling
> > pci_conf1_write_config32 instead?  It looks like it's in RAM.
> >
> sure, but ANY call to ROM will fail. There is a huge hole:
> vga bios calls pcibios to set BAR 10 to ffffffff
> There is a huge window here: any call to ROM code will fail, so that
> includes printk (we do this on each pcibios call), and just about
> anything else.
> So we have a problem with a fundamental design decision

All right.  I guess I go back to being a lurker for a while until it gets
worked out :)

I guess the beauty of this is that it will enforce clean separation between
the stages.

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20081016/16a5d034/attachment.html>

More information about the coreboot mailing list