[coreboot] r1137 - in coreboot-v3/arch/x86: . intel/core2

Stefan Reinauer stepan at coresystems.de
Sat Feb 21 21:33:55 CET 2009


On 21.02.2009 21:31 Uhr, ron minnich wrote:
> one last note: the .S code has to be 4K aligned. Just FYI.
>   

Yes, but probably before the entry point, not after it? Otherwise the
CPU executes through up to 4k of add [bx+si],al

-- 
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
      Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: info at coresystems.dehttp://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866





More information about the coreboot mailing list