[coreboot] [v2] r4343 - trunk/coreboot-v2/src/northbridge/amd/amdk8
svn at coreboot.org
svn at coreboot.org
Sat Jun 6 01:43:11 CEST 2009
Author: hailfinger
Date: 2009-06-06 01:43:11 +0200 (Sat, 06 Jun 2009)
New Revision: 4343
Modified:
trunk/coreboot-v2/src/northbridge/amd/amdk8/raminit.c
Log:
Fix non-revF K8 ram init compilation which was broken in r4341.
Change all printk_raminit to printk_spew.
Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006 at gmx.net>
Acked-by: Myles Watson <mylesgw at gmail.com>
Modified: trunk/coreboot-v2/src/northbridge/amd/amdk8/raminit.c
===================================================================
--- trunk/coreboot-v2/src/northbridge/amd/amdk8/raminit.c 2009-06-05 23:02:43 UTC (rev 4342)
+++ trunk/coreboot-v2/src/northbridge/amd/amdk8/raminit.c 2009-06-05 23:43:11 UTC (rev 4343)
@@ -855,12 +855,12 @@
/* Now set top of memory */
msr_t msr;
if (tom_k > (4*1024*1024)) {
- printk_raminit("Handling memory mapped above 4 GB\n");
- printk_raminit("Upper RAM end at 0x%08x kB\n", tom_k);
+ printk_spew("Handling memory mapped above 4 GB\n");
+ printk_spew("Upper RAM end at 0x%08x kB\n", tom_k);
msr.lo = (tom_k & 0x003fffff) << 10;
msr.hi = (tom_k & 0xffc00000) >> 22;
wrmsr(TOP_MEM2, msr);
- printk_raminit("Correcting memory amount mapped below 4 GB\n");
+ printk_spew("Correcting memory amount mapped below 4 GB\n");
}
/* Leave a 64M hole between TOP_MEM and TOP_MEM2
@@ -873,9 +873,9 @@
} else
#endif
tom_k = 0x3f0000;
- printk_raminit("Adjusting lower RAM end\n");
+ printk_spew("Adjusting lower RAM end\n");
}
- printk_raminit("Lower RAM end at 0x%08x kB\n", tom_k);
+ printk_spew("Lower RAM end at 0x%08x kB\n", tom_k);
msr.lo = (tom_k & 0x003fffff) << 10;
msr.hi = (tom_k & 0xffc00000) >> 22;
wrmsr(TOP_MEM, msr);
@@ -2106,7 +2106,7 @@
return;
hw_spd_err:
/* Unrecoverable error reading SPD data */
- print_err("SPD error - reset\n");
+ printk_err("SPD error - reset\n");
hard_reset();
return;
}
@@ -2172,7 +2172,7 @@
hole_startk = 4*1024*1024 - HW_MEM_HOLE_SIZEK;
- printk_raminit("Handling memory hole at 0x%08x (default)\n", hole_startk);
+ printk_spew("Handling memory hole at 0x%08x (default)\n", hole_startk);
#if HW_MEM_HOLE_SIZE_AUTO_INC == 1
/* We need to double check if hole_startk is valid.
* If it is equal to the dram base address in K (base_k),
@@ -2197,7 +2197,7 @@
basek_pri = base_k;
}
- printk_raminit("Handling memory hole at 0x%08x (adjusted)\n", hole_startk);
+ printk_spew("Handling memory hole at 0x%08x (adjusted)\n", hole_startk);
#endif
/* Find node number that needs the memory hole configured */
for (i=0; i<controllers; i++) {
More information about the coreboot
mailing list