[coreboot] Questions to ACPI, Interrupts, APICS (M57SLI)

Rudolf Marek r.marek at assembler.cz
Sat Mar 28 16:14:02 CET 2009


-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

Hi,

It will take more time because you need to have the dynamic IRQ model.

here is the layout offset at 0x7c, each 4 bits:


 OperationRegion (PIRQ, PCI_Config, 0x7C, 0x0C)
                Scope (\)
                {
                    Field (\_SB.PCI0.LEG0.PIRQ, AnyAcc, NoLock, Preserve)
                    {
                        INTA,   4,
                        INTB,   4,
                        INTC,   4,
                        INTD,   4,
                        PCEA,   4,
                        PCEB,   4,
                        PCEC,   4,
                        PCED,   4,
offset 0x80:
- -> this is ACPI IRQ     SCII,   4,
- -> This is watchdog?    TCOI,   4,
                        INTF,   4,
                        INTQ,   4,
                        INTU,   4,
                        INTS,   4,
                        IS0P,   4,
                        ITID,   4,
                        INTG,   4,
                        INTH,   4,
                        INTJ,   4,
                        INTK,   4,
                        INTL,   4,
                        INTM,   4,
                        INTN,   4,
                        ISA2,   4
                    }

I will look into this soon.

Rudolf

-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.9 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org

iEYEARECAAYFAknOPrgACgkQ3J9wPJqZRNWfuACg4rrIitWBx8JgK6J26rGLY5ai
WT4AoLXEY37yQqiqJ2z7VveRg6IKNuGV
=6Z06
-----END PGP SIGNATURE-----




More information about the coreboot mailing list