[coreboot] [flashrom] r536 - trunk

svn at coreboot.org svn at coreboot.org
Tue May 19 23:03:31 CEST 2009


Author: uwe
Date: 2009-05-19 23:03:31 +0200 (Tue, 19 May 2009)
New Revision: 536

Modified:
   trunk/satasii.c
Log:
Mark the Silicon Image PCI0680 Ultra ATA-133 controller as working.

I tested identify, read, write, erase, verify successfully, HOWEVER,
this will only work (at least on my card) after de-soldering the
soldered-on PLCC32 one-time programmable (OTP) chip (Holtek HT27C010)
and soldering on a (re-)programmable flash ROM chip or a socket.

Example:

http://www.coreboot.org/File:Sii_controller1.jpg
http://www.coreboot.org/File:Sii_controller2.jpg

The OTP chip which came on my card does not react to the standard JEDEC
identify/read/write/erase commands anymore, so if all other such PCI0680
controllers which are around also have the same OTP chip (that's not
necessarily the case), they cannot be used as "external programmer" in
flashrom without the above mentioned modifications.

Signed-off-by: Uwe Hermann <uwe at hermann-uwe.de>
Acked-by: Uwe Hermann <uwe at hermann-uwe.de>



Modified: trunk/satasii.c
===================================================================
--- trunk/satasii.c	2009-05-19 14:14:21 UTC (rev 535)
+++ trunk/satasii.c	2009-05-19 21:03:31 UTC (rev 536)
@@ -34,7 +34,7 @@
 uint16_t id;
 
 struct pcidev_status satas_sii[] = {
-	{0x1095, 0x0680, PCI_NT, "Silicon Image", "PCI0680 Ultra ATA-133 Host Controller"},
+	{0x1095, 0x0680, PCI_OK, "Silicon Image", "PCI0680 Ultra ATA-133 Host Controller"},
 	{0x1095, 0x3114, PCI_OK, "Silicon Image", "SiI 3114 [SATALink/SATARaid] Serial ATA Controller"},
 	{0x1095, 0x3124, PCI_NT, "Silicon Image", "SiI 3124 PCI-X Serial ATA Controller"},
 	{0x1095, 0x3132, PCI_OK, "Silicon Image", "SiI 3132 Serial ATA Raid II Controller"},





More information about the coreboot mailing list