[coreboot] SPD sanity check
tsylla at gmail.com
Mon Oct 26 22:05:20 CET 2009
On Fri, Oct 2, 2009 at 4:07 PM, ron minnich <rminnich at gmail.com> wrote:
> Maybe it is a difference in view. The address is 7 bits in all the
> docs. How it is laid out in the register and on the bits on the wire
> is really a different concern.
Sorry for the dead horse revival, but I was just looking at an SMBus
spec today, and it reminded me that the specs I look at always seem to
show the address left justified; 8 bits big.
See page 10 of this doc:
or page 6 of this one:
the documents show the register pictures like 0xAX, not 0x5X+1bit :)
More information about the coreboot