[coreboot] [commit] r5405 - trunk/src/mainboard/thomson/ip1000

repository service svn at coreboot.org
Sun Apr 11 20:57:11 CEST 2010


Author: stepan
Date: Sun Apr 11 20:57:10 2010
New Revision: 5405
URL: https://tracker.coreboot.org/trac/coreboot/changeset/5405

Log:
add support for reading ip1000 gpios.

Signed-off-by: Stefan Reinauer <stepan at coresystems.de>
Acked-by: Ronald G. Minnich <rminnich at gmail.com>

Modified:
   trunk/src/mainboard/thomson/ip1000/mainboard.c

Modified: trunk/src/mainboard/thomson/ip1000/mainboard.c
==============================================================================
--- trunk/src/mainboard/thomson/ip1000/mainboard.c	Sun Apr 11 20:54:47 2010	(r5404)
+++ trunk/src/mainboard/thomson/ip1000/mainboard.c	Sun Apr 11 20:57:10 2010	(r5405)
@@ -2,11 +2,11 @@
  * This file is part of the coreboot project.
  *
  * Copyright (C) 2008-2010 Joseph Smith <joe at settoplinux.org>
+ * Copyright (C) 2010 Stefan Reinauer <stepan at openbios.org>
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
+ * the Free Software Foundation; version 2 of the License.
  *
  * This program is distributed in the hope that it will be useful,
  * but WITHOUT ANY WARRANTY; without even the implied warranty of
@@ -18,9 +18,12 @@
  * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301 USA
  */
 
+#include <console/console.h>
 #include <device/device.h>
 #include <boot/tables.h>
+#include <delay.h>
 #include <arch/coreboot_tables.h>
+#include <arch/io.h>
 #include "chip.h"
 
 int add_mainboard_resources(struct lb_memory *mem)
@@ -28,14 +31,85 @@
 	return add_northbridge_resources(mem);
 }
 
+// setting the bit disables the led.
+#define PARPORT_GPIO_LED_GREEN	(1 << 0)
+#define PARPORT_GPIO_LED_ORANGE	(1 << 1)
+#define PARPORT_GPIO_LED_RED	(1 << 2)
+#define PARPORT_GPIO_IR_PORT	(1 << 6)
+
+static u8 get_parport_gpio(void)
+{
+	return inb(0x378);
+}
+
+static void set_parport_gpio(u8 gpios)
+{
+	outb(gpios, 0x378);
+}
+
+static void parport_gpios(void)
+{
+	u8 pp_gpios = get_parport_gpio();
+
+	/* disable red led */
+	pp_gpios |= PARPORT_GPIO_LED_RED;
+	set_parport_gpio(pp_gpios);
+
+	pp_gpios = get_parport_gpio();
+
+	printk(BIOS_DEBUG, "IP1000 GPIOs:\n");
+	printk(BIOS_DEBUG, "  GPIO mask:  %02x\n", pp_gpios);
+	printk(BIOS_DEBUG, "  green led:  %s\n", 
+			(pp_gpios & PARPORT_GPIO_LED_GREEN) ? "off" : "on");
+	printk(BIOS_DEBUG, "  orange led: %s\n", 
+			(pp_gpios & PARPORT_GPIO_LED_ORANGE) ? "off" : "on");
+	printk(BIOS_DEBUG, "  red led:    %s\n", 
+			(pp_gpios & PARPORT_GPIO_LED_RED) ? "off" : "on");
+	printk(BIOS_DEBUG, "  IR port:    %s\n", 
+			(pp_gpios & PARPORT_GPIO_IR_PORT) ? "off" : "on");
+}
+
+static void flash_gpios(void)
+{
+	u32 flash_base = 0xfff80000;
+	u8 manufacturer_id, device_id;
+
+	// reset mode
+	write8(flash_base, 0xff);
+	udelay(10);
+	// read id
+	write8(flash_base, 0x90);
+	udelay(10);
+	manufacturer_id = read8(flash_base);
+	device_id = read8(flash_base + 1);
+	// reset mode
+	write8(flash_base, 0xff);
+	udelay(10);
+
+	if ((manufacturer_id == 0x20) && 
+		((device_id == 0x2c) || (device_id == 0x2d))) {
+		printk(BIOS_DEBUG, "Detected ST M50FW0%c0 flash:\n",
+				(device_id==0x2c)?'4':'8');
+		u8 fgpi = read8(0xffbc0100);
+		printk(BIOS_DEBUG, "  FGPI0 [%c] FGPI1 [%c] FGPI2 [%c] FGPI3 [%c] FGPI4 [%c]",
+			(fgpi & (1 << 0)) ? 'X' : ' ',
+			(fgpi & (1 << 1)) ? 'X' : ' ',
+			(fgpi & (1 << 2)) ? 'X' : ' ',
+			(fgpi & (1 << 3)) ? 'X' : ' ',
+			(fgpi & (1 << 4)) ? 'X' : ' ');
+	} else {
+		printk(BIOS_DEBUG, "No ST M50FW040/M50FW080 flash, don't read FGPI.\n");
+	}
+}
+
 static void mainboard_init(device_t dev)
 {
-	// TODO Switch parport LEDs again
+	parport_gpios();
+	flash_gpios();
 }
 
 static void mainboard_enable(device_t dev)
 {
-	// TODO Switch parport LEDs
 	dev->ops->init = mainboard_init;
 }
 




More information about the coreboot mailing list