[coreboot] [patch 3/3] Implement post_main/post_cache_as_ram resume hooks for romstage on Intel and use them for Slot-1 cpus if CONFIG_GENERATE_ACPI_TABLES=y.

Tobias Diedrich ranma+coreboot at tdiedrich.de
Wed Dec 1 20:46:58 CET 2010


An embedded and charset-unspecified text was scrubbed...
Name: p2b_sleep_part3
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20101201/28a38beb/attachment.ksh>


More information about the coreboot mailing list