[coreboot] [ANN/PATCH]Poulsbo support for coreboot

[Patrick Georgi]

Hi,

attached to this mail you'll find support for the Intel Poulsbo chipset, the 
first iteration of their System Controller Hub (SCH) designs that integrate 
northbridge and southbridge into a single chip.

Thanks to our work with iWave Systems, we're able to release a first version of 
coreboot for their system, the iW-Rainbow-G6. This also is included in this 
delivery.

We thank iWave Systems for their porting effort. Due to the massive upstream 
development that happened since they started on this port, a considerable 
effort was necessary to integrate the Poulsbo support into current coreboot.
For this reason the code might not work on the iW-Rainbow-G6 as-is. Also, a 
number of shortcuts were taken where the board design and its deployment 
allowed to, leaving a couple of features unsupported and code paths unfinished.

The code was provided to us under GPL terms, which iWave Systems agrees to (as 
shown by them distributing coreboot in binary form), so I can sign off this 
patch under sections (a) (for my own changes) and (b) (for the upstream 
delivery) of the Developer's Certificate of Origin version 1.1.

Signed-off-by: Patrick Georgi <patrick.georgi at coresystems.de>


Regards,
Patrick Georgi / coresystems GmbH
-------------- next part --------------
A non-text attachment was scrubbed...
Name: poulsbo.diff
Type: text/x-patch
Size: 272874 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20101218/c93e5cd4/attachment.diff>