[coreboot] Seabios - VGA & Boot From First Hard Drive Issues
Roger
rogerx.oss at gmail.com
Fri Dec 31 10:07:01 CET 2010
1) If I use coreboot's "Run VGA Option ROMs", I can get VGA up and the first
thing displayed is one text line of something like "SeaBIOS Version...".
And then I usually get some of my other PCI devices option roms executing as
well on the VGA display.
But when I turn "Run VGA & other Option ROMs" off in Coreboot and then modify SeaBIOS
config.h with any of these options:
// Support finding and running option roms during post.
#define CONFIG_OPTIONROMS 1
// Set if option roms are already copied to 0xc0000-0xf0000
#define CONFIG_OPTIONROMS_DEPLOYED 0
// When option roms are not pre-deployed, SeaBIOS can copy an optionrom
// from flash for up to 2 devices.
#define OPTIONROM_VENDEV_1 0x00000000
#define OPTIONROM_MEM_1 0xf9000000
#define OPTIONROM_VENDEV_2 0x00000000
#define OPTIONROM_MEM_2 0x00000000
I get no VGA display. I even tried specifying the address of PCI VGA 01:00,
but I don't know if I have the correct address of the nvidia option rom. I had
better success with letting coreboot copy the vga pci option rom into 0x0c000
(or 0xc000) and then letting SeaBIOS to try simply executing it. I would get
the one line "Seabios Version ..." and then nothing else on the VGA console.
2) SeaBIOS seems to find a lot of things, but still tries to boot from floppy
device (or image), for which I have neither. I thought SeaBIOS was able to
boot from the first hard drive partition (ie. grub)? This is what I see on
serial console along with the quick f12 boot pause. But pressing f12 only
pauses longer with nothing else displayed via serial console. But, I can press
ESC and have it reboot, or the wonderful Windows Key will print it's scancode
on screen, but no other keys. (See very last lines in log.)
Attaching log with max debug on.
--
Roger
http://rogerx.freeshell.org/
-------------- next part --------------
coreboot-4.0-r6225 Thu Dec 30 23:33:32 AKST 2010 starting...
DIMM 0: 50
00: 80 08 04 0c 0a 01 40 00 01 a0 60 00 80 08 00 01
10: 8f 04 04 01 01 00 0e 00 00 00 00 14 14 14 32 20
20: 20 10 20 10 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 12 14
40: 7f 7f 98 ff ff ff ff ff 49 33 30 30 30 30 39 32
50: 36 2d 30 30 20 20 20 20 20 20 20 41 20 30 36 32
60: 31 30 30 20 53 4f 55 54 48 4c 41 4e 44 20 4d 49
70: 43 52 4f 20 53 59 53 54 45 4d 53 20 30 32 64 a4
80: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
90: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
a0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
b0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
c0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
d0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
e0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
f0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
DIMM 1: 51
00: 80 08 04 0c 0a 01 40 00 01 80 60 00 80 08 00 01
10: 8f 04 06 01 01 00 0e a0 60 00 00 14 14 14 30 20
20: 20 10 20 10 ff ff ff ff ff ff ff ff ff ff ff ff
30: ff ff ff ff ff ff ff ff ff ff ff ff ff ff 12 da
40: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
50: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
60: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
70: ff ff ff ff ff ff ff ff ff ff ff ff ff ff 64 f7
80: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
90: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
a0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
b0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
c0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
d0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
e0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
f0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
DIMM 2: 52
00: 80 08 04 0c 09 02 40 00 01 a0 60 00 80 08 00 01
10: 8f 04 06 01 01 00 0e a0 60 00 00 14 14 14 32 10
20: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
30: ff ff ff ff ff ff ff ff ff ff ff ff ff ff 12 88
40: 7f d0 00 00 00 00 00 00 ff 44 4d 31 36 36 35 56
50: 53 36 35 38 30 34 58 31 30 32 47 ff ff ff ff ff
60: ff ff ff 4d 45 4d 4f 52 59 20 43 41 52 44 20 54
70: 45 43 48 4e 4f 4c 4f 47 59 20 55 53 41 20 64 f6
80: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
90: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
a0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
b0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
c0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
d0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
e0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
f0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
DIMM 3: 53
00: bad device
Northbridge prior to SDRAM init:
PCI: 00:00.00
00: 86 80 90 71 06 00 10 22 03 00 00 06 00 20 00 00
10: 08 00 00 e0 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 a0 00 00 00 00 00 00 00 00 00 00 00
40: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
50: 0c 8a 00 ff 00 00 00 09 03 10 11 11 13 00 00 00
60: 10 10 20 20 28 30 30 30 00 23 40 fd 0c a0 00 00
70: 20 1f 0a 78 22 05 07 01 27 ff 10 38 00 00 00 00
80: 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 98 aa 00 00 04 61 00 00 00 05 00 00 00 00 00 00
a0: 02 00 10 00 03 02 00 1f 02 03 00 00 00 00 00 00
b0: 80 20 00 00 30 00 00 00 00 00 9f 17 20 10 00 00
c0: 00 00 00 00 00 00 00 00 18 0c ff ff 7f 00 00 00
d0: 00 00 00 00 00 00 00 00 0c 00 00 00 00 00 00 00
e0: 4c ad ff bb 8a 3e 00 80 2c d3 f7 cf 9d 3e 00 00
f0: 40 01 00 00 00 f8 00 60 20 0f 00 00 00 00 00 00
Found DIMM in slot 0
Found DIMM in slot 1
Found DIMM in slot 2
PGPOL[BPR] has been set to 0x35
RPS has been set to 0x0522
NBXECC[31:24] has been set to 0xff
DRAMC has been set to 0x08
RAM Enable 1: Apply NOP
RAM Enable 2: Precharge all
RAM Enable 3: CBR
RAM Enable 4: Mode register set
RAM Enable 5: Normal operation
RAM Enable 6: Enable refresh
Enabling refresh (DRAMC = 0x09) for DIMM 00
Enabling refresh (DRAMC = 0x09) for DIMM 01
Enabling refresh (DRAMC = 0x09) for DIMM 02
Northbridge following SDRAM init:
PCI: 00:00.00
00: 86 80 90 71 06 00 10 22 03 00 00 06 00 20 00 00
10: 08 00 00 e0 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 a0 00 00 00 00 00 00 00 00 00 00 00
40: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
50: 0c 80 00 ff 00 00 00 09 03 30 33 33 33 33 33 33
60: 10 10 20 20 28 30 30 30 00 ec 3f 00 a0 fa 00 00
70: 20 1f 0a 78 22 05 00 00 00 35 10 38 10 00 00 00
80: 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 98 aa 00 00 04 61 00 00 00 05 00 00 00 00 00 00
a0: 02 00 10 00 03 02 00 1f 02 03 00 00 00 00 00 00
b0: 80 20 00 00 30 00 00 00 00 00 9f 17 20 10 00 00
c0: 00 00 00 00 00 00 00 00 18 0c 84 ff 1f 00 00 00
d0: 00 00 00 00 00 00 00 00 0c 00 00 00 00 00 00 00
e0: 4c ad ff bb 8a 3e 00 80 2c d3 f7 cf 9d 3e 00 00
f0: 40 01 00 00 00 f8 00 60 20 0f 00 00 00 00 00 00
Loading image.
Check CBFS header at fffffc9e
magic is 4f524243
Found CBFS header at fffffc9e
Check fallback/romstage
CBFS: follow chain: fffc0000 + 38 + 3436 + align -> fffc3480
Check fallback/coreboot_ram
Stage: loading fallback/coreboot_ram @ 0x100000 (212992 bytes), entry @ 0x100000
Stage: done loading.
Jumping to image.
coreboot-4.0-r6225 Thu Dec 30 23:33:32 AKST 2010 booting...
clocks_per_usec: 452
Enumerating buses...
Show all devs...Before device enumeration.
Root Device: enabled 1
APIC_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
PCI_DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:01.0: enabled 1
PCI: 00:04.0: enabled 1
PNP: 03f0.0: enabled 1
PNP: 03f0.1: enabled 1
PNP: 03f0.2: enabled 1
PNP: 03f0.3: enabled 1
PNP: 03f0.5: enabled 1
PNP: 03f0.7: enabled 1
PNP: 03f0.8: enabled 1
PNP: 03f0.9: enabled 1
PNP: 03f0.a: enabled 1
PCI: 00:04.1: enabled 1
PCI: 00:04.2: enabled 1
PCI: 00:04.3: enabled 1
Compare with tree...
Root Device: enabled 1
APIC_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
PCI_DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:01.0: enabled 1
PCI: 00:04.0: enabled 1
PNP: 03f0.0: enabled 1
PNP: 03f0.1: enabled 1
PNP: 03f0.2: enabled 1
PNP: 03f0.3: enabled 1
PNP: 03f0.5: enabled 1
PNP: 03f0.7: enabled 1
PNP: 03f0.8: enabled 1
PNP: 03f0.9: enabled 1
PNP: 03f0.a: enabled 1
PCI: 00:04.1: enabled 1
PCI: 00:04.2: enabled 1
PCI: 00:04.3: enabled 1
scan_static_bus for Root Device
APIC_CLUSTER: 0 enabled
Finding PCI configuration type.
PCI: Using configuration type 1
PCI_DOMAIN: 0000 enabled
PCI_DOMAIN: 0000 scanning...
PCI: pci_scan_bus for bus 00
PCI: 00:00.0 [8086/7190] ops
PCI: 00:00.0 [8086/7190] enabled
PCI: 00:01.0 [8086/7191] enabled
PCI: Static device PCI: 00:04.0 not found, disabling it.
PCI: Static device PCI: 00:04.1 not found, disabling it.
PCI: Static device PCI: 00:04.2 not found, disabling it.
PCI: Static device PCI: 00:04.3 not found, disabling it.
malloc Enter, size 68, free_mem_ptr 00130000
malloc 00130000
PCI: 00:07.0 [8086/7110] bus ops
PCI: 00:07.0 [8086/7110] enabled
malloc Enter, size 68, free_mem_ptr 00130044
malloc 00130044
PCI: 00:07.1 [8086/7111] ops
PCI: 00:07.1 [8086/7111] enabled
malloc Enter, size 68, free_mem_ptr 00130088
malloc 00130088
PCI: 00:07.2 [8086/7112] ops
PCI: 00:07.2 [8086/7112] enabled
malloc Enter, size 68, free_mem_ptr 001300cc
malloc 001300cc
PCI: 00:07.3 [8086/7113] bus ops
PCI: 00:07.3 [8086/7113] enabled
malloc Enter, size 68, free_mem_ptr 00130110
malloc 00130110
PCI: 00:0b.0 [1102/0002] enabled
malloc Enter, size 68, free_mem_ptr 00130154
malloc 00130154
PCI: 00:0b.1 [1102/7002] enabled
malloc Enter, size 68, free_mem_ptr 00130198
malloc 00130198
PCI: 00:0d.0 [8086/1229] enabled
malloc Enter, size 68, free_mem_ptr 001301dc
malloc 001301dc
PCI: 00:0f.0 [105a/4d30] enabled
do_pci_scan_bridge for PCI: 00:01.0
malloc Enter, size 24, free_mem_ptr 00130220
malloc 00130220
PCI: pci_scan_bus for bus 01
malloc Enter, size 68, free_mem_ptr 00130238
malloc 00130238
PCI: 01:00.0 [10de/0253] enabled
PCI: pci_scan_bus returning with max=001
do_pci_scan_bridge returns max 1
scan_static_bus for PCI: 00:07.0
scan_static_bus for PCI: 00:07.0 done
scan_static_bus for PCI: 00:07.3
scan_static_bus for PCI: 00:07.3 done
PCI: pci_scan_bus returning with max=001
scan_static_bus for Root Device done
done
Setting up VGA for PCI: 01:00.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:01.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI_DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Allocating resources...
Reading resources...
Root Device read_resources bus 0 link: 0
APIC_CLUSTER: 0 read_resources bus 0 link: 0
APIC: 00 missing read_resources
APIC_CLUSTER: 0 read_resources bus 0 link: 0 done
malloc Enter, size 2560, free_mem_ptr 0013027c
malloc 0013027c
PCI_DOMAIN: 0000 read_resources bus 0 link: 0
PCI: 00:01.0 read_resources bus 1 link: 0
PCI: 00:01.0 read_resources bus 1 link: 0 done
PCI_DOMAIN: 0000 read_resources bus 0 link: 0 done
Root Device read_resources bus 0 link: 0 done
Done reading resources.
Show resources in subtree (Root Device)...After reading.
Root Device child on link 0 APIC_CLUSTER: 0
APIC_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
PCI_DOMAIN: 0000 child on link 0 PCI: 00:00.0
PCI_DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
PCI_DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffffffff flags 40040200 index 10000100
PCI: 00:00.0
PCI: 00:00.0 resource base 0 size 4000000 align 26 gran 26 limit ffffffff flags 1200 index 10
PCI: 00:01.0 child on link 0 PCI: 01:00.0
PCI: 00:01.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
PCI: 00:01.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 81202 index 24
PCI: 00:01.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
PCI: 01:00.0
PCI: 01:00.0 resource base 0 size 1000000 align 24 gran 24 limit ffffffff flags 200 index 10
PCI: 01:00.0 resource base 0 size 8000000 align 27 gran 27 limit ffffffff flags 1200 index 14
PCI: 01:00.0 resource base 0 size 80000 align 19 gran 19 limit ffffffff flags 1200 index 18
PCI: 01:00.0 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 2200 index 30
PCI: 00:04.0 child on link 0 PNP: 03f0.0
PNP: 03f0.0
PNP: 03f0.0 resource base 3f0 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 03f0.0 resource base 6 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.0 resource base 2 size 0 align 0 gran 0 limit 0 flags c0000800 index 74
PNP: 03f0.1
PNP: 03f0.1 resource base 378 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 03f0.1 resource base 7 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.2
PNP: 03f0.2 resource base 3f8 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 03f0.2 resource base 4 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.3
PNP: 03f0.3 resource base 2f8 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 03f0.3 resource base 3 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.5
PNP: 03f0.5 resource base 60 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 03f0.5 resource base 64 size 0 align 0 gran 0 limit 0 flags c0000100 index 62
PNP: 03f0.5 resource base 1 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.5 resource base c size 0 align 0 gran 0 limit 0 flags c0000400 index 72
PNP: 03f0.7
PNP: 03f0.8
PNP: 03f0.9
PNP: 03f0.a
PCI: 00:04.1
PCI: 00:04.2
PCI: 00:04.3
PCI: 00:07.0
PCI: 00:07.0 resource base 0 size 1000 align 0 gran 0 limit ffff flags c0000100 index 1
PCI: 00:07.0 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags d0000200 index 2
PCI: 00:07.1
PCI: 00:07.1 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
PCI: 00:07.2
PCI: 00:07.2 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 20
PCI: 00:07.3
PCI: 00:07.3 resource base e400 size 40 align 0 gran 0 limit ffff flags d0000100 index 1
PCI: 00:07.3 resource base f00 size 10 align 0 gran 0 limit ffff flags d0000100 index 2
PCI: 00:0b.0
PCI: 00:0b.0 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 10
PCI: 00:0b.1
PCI: 00:0b.1 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
PCI: 00:0d.0
PCI: 00:0d.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:0d.0 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 14
PCI: 00:0d.0 resource base 0 size 100000 align 20 gran 20 limit ffffffff flags 200 index 18
PCI: 00:0d.0 resource base 0 size 100000 align 20 gran 20 limit ffffffff flags 2200 index 30
PCI: 00:0f.0
PCI: 00:0f.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
PCI: 00:0f.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
PCI: 00:0f.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
PCI: 00:0f.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
PCI: 00:0f.0 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 20
PCI: 00:0f.0 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 200 index 24
PCI: 00:0f.0 resource base 0 size 10000 align 16 gran 16 limit ffffffff flags 2200 index 30
PCI_DOMAIN: 0000 compute_resources_io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
PCI: 00:01.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
PCI: 00:01.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffff done
PCI: 00:0d.0 14 * [0x0 - 0x3f] io
PCI: 00:0f.0 20 * [0x40 - 0x7f] io
PCI: 00:07.2 20 * [0x80 - 0x9f] io
PCI: 00:0b.0 10 * [0xa0 - 0xbf] io
PCI: 00:07.1 20 * [0xc0 - 0xcf] io
PCI: 00:0b.1 10 * [0xd0 - 0xd7] io
PCI: 00:0f.0 10 * [0xd8 - 0xdf] io
PCI: 00:0f.0 18 * [0xe0 - 0xe7] io
PCI: 00:0f.0 14 * [0xe8 - 0xeb] io
PCI: 00:0f.0 1c * [0xec - 0xef] io
PCI_DOMAIN: 0000 compute_resources_io: base: f0 size: f0 align: 6 gran: 0 limit: ffff done
PCI_DOMAIN: 0000 compute_resources_mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffff
PCI: 00:01.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 01:00.0 14 * [0x0 - 0x7ffffff] prefmem
PCI: 01:00.0 18 * [0x8000000 - 0x807ffff] prefmem
PCI: 00:01.0 compute_resources_prefmem: base: 8080000 size: 8100000 align: 27 gran: 20 limit: ffffffff done
PCI: 00:01.0 compute_resources_mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 01:00.0 10 * [0x0 - 0xffffff] mem
PCI: 01:00.0 30 * [0x1000000 - 0x101ffff] mem
PCI: 00:01.0 compute_resources_mem: base: 1020000 size: 1100000 align: 24 gran: 20 limit: ffffffff done
PCI: 00:01.0 24 * [0x0 - 0x80fffff] prefmem
PCI: 00:00.0 10 * [0xc000000 - 0xfffffff] prefmem
PCI: 00:01.0 20 * [0x10000000 - 0x110fffff] mem
PCI: 00:0d.0 18 * [0x11100000 - 0x111fffff] mem
PCI: 00:0d.0 30 * [0x11200000 - 0x112fffff] mem
PCI: 00:0f.0 24 * [0x11300000 - 0x1131ffff] mem
PCI: 00:0f.0 30 * [0x11320000 - 0x1132ffff] mem
PCI: 00:0d.0 10 * [0x11330000 - 0x11330fff] mem
PCI_DOMAIN: 0000 compute_resources_mem: base: 11331000 size: 11331000 align: 27 gran: 0 limit: ffffffff done
avoid_fixed_resources: PCI_DOMAIN: 0000
avoid_fixed_resources:@PCI_DOMAIN: 0000 10000000 limit 0000ffff
avoid_fixed_resources:@PCI_DOMAIN: 0000 10000100 limit ffffffff
constrain_resources: PCI_DOMAIN: 0000
constrain_resources: PCI: 00:00.0
constrain_resources: PCI: 00:01.0
constrain_resources: PCI: 01:00.0
constrain_resources: PCI: 00:07.0
constrain_resources: PCI: 00:07.1
constrain_resources: PCI: 00:07.2
constrain_resources: PCI: 00:07.3
constrain_resources: PCI: 00:0b.0
constrain_resources: PCI: 00:0b.1
constrain_resources: PCI: 00:0d.0
constrain_resources: PCI: 00:0f.0
avoid_fixed_resources2: PCI_DOMAIN: 0000 at 10000000 limit 0000ffff
lim->base 00001000 lim->limit 0000e3ff
avoid_fixed_resources2: PCI_DOMAIN: 0000 at 10000100 limit ffffffff
lim->base 00000000 lim->limit ff7fffff
Setting resources...
PCI_DOMAIN: 0000 allocate_resources_io: base:1000 size:f0 align:6 gran:0 limit:e3ff
Assigned: PCI: 00:0d.0 14 * [0x1000 - 0x103f] io
Assigned: PCI: 00:0f.0 20 * [0x1040 - 0x107f] io
Assigned: PCI: 00:07.2 20 * [0x1080 - 0x109f] io
Assigned: PCI: 00:0b.0 10 * [0x10a0 - 0x10bf] io
Assigned: PCI: 00:07.1 20 * [0x10c0 - 0x10cf] io
Assigned: PCI: 00:0b.1 10 * [0x10d0 - 0x10d7] io
Assigned: PCI: 00:0f.0 10 * [0x10d8 - 0x10df] io
Assigned: PCI: 00:0f.0 18 * [0x10e0 - 0x10e7] io
Assigned: PCI: 00:0f.0 14 * [0x10e8 - 0x10eb] io
Assigned: PCI: 00:0f.0 1c * [0x10ec - 0x10ef] io
PCI_DOMAIN: 0000 allocate_resources_io: next_base: 10f0 size: f0 align: 6 gran: 0 done
PCI: 00:01.0 allocate_resources_io: base:e3ff size:0 align:12 gran:12 limit:e3ff
PCI: 00:01.0 allocate_resources_io: next_base: e3ff size: 0 align: 12 gran: 12 done
PCI_DOMAIN: 0000 allocate_resources_mem: base:e8000000 size:11331000 align:27 gran:0 limit:ff7fffff
Assigned: PCI: 00:01.0 24 * [0xe8000000 - 0xf00fffff] prefmem
Assigned: PCI: 00:00.0 10 * [0xf4000000 - 0xf7ffffff] prefmem
Assigned: PCI: 00:01.0 20 * [0xf8000000 - 0xf90fffff] mem
Assigned: PCI: 00:0d.0 18 * [0xf9100000 - 0xf91fffff] mem
Assigned: PCI: 00:0d.0 30 * [0xf9200000 - 0xf92fffff] mem
Assigned: PCI: 00:0f.0 24 * [0xf9300000 - 0xf931ffff] mem
Assigned: PCI: 00:0f.0 30 * [0xf9320000 - 0xf932ffff] mem
Assigned: PCI: 00:0d.0 10 * [0xf9330000 - 0xf9330fff] mem
PCI_DOMAIN: 0000 allocate_resources_mem: next_base: f9331000 size: 11331000 align: 27 gran: 0 done
PCI: 00:01.0 allocate_resources_prefmem: base:e8000000 size:8100000 align:27 gran:20 limit:ff7fffff
Assigned: PCI: 01:00.0 14 * [0xe8000000 - 0xefffffff] prefmem
Assigned: PCI: 01:00.0 18 * [0xf0000000 - 0xf007ffff] prefmem
PCI: 00:01.0 allocate_resources_prefmem: next_base: f0080000 size: 8100000 align: 27 gran: 20 done
PCI: 00:01.0 allocate_resources_mem: base:f8000000 size:1100000 align:24 gran:20 limit:ff7fffff
Assigned: PCI: 01:00.0 10 * [0xf8000000 - 0xf8ffffff] mem
Assigned: PCI: 01:00.0 30 * [0xf9000000 - 0xf901ffff] mem
PCI: 00:01.0 allocate_resources_mem: next_base: f9020000 size: 1100000 align: 24 gran: 20 done
Root Device assign_resources, bus 0 link: 0
Setting RAM size to 384 MB
PCI_DOMAIN: 0000 assign_resources, bus 0 link: 0
PCI: 00:00.0 10 <- [0x00f4000000 - 0x00f7ffffff] size 0x04000000 gran 0x1a prefmem
PCI: 00:01.0 1c <- [0x000000e3ff - 0x000000e3fe] size 0x00000000 gran 0x0c bus 01 io
PCI: 00:01.0 24 <- [0x00e8000000 - 0x00f00fffff] size 0x08100000 gran 0x14 bus 01 prefmem
PCI: 00:01.0 20 <- [0x00f8000000 - 0x00f90fffff] size 0x01100000 gran 0x14 bus 01 mem
PCI: 00:01.0 assign_resources, bus 1 link: 0
PCI: 01:00.0 10 <- [0x00f8000000 - 0x00f8ffffff] size 0x01000000 gran 0x18 mem
PCI: 01:00.0 14 <- [0x00e8000000 - 0x00efffffff] size 0x08000000 gran 0x1b prefmem
PCI: 01:00.0 18 <- [0x00f0000000 - 0x00f007ffff] size 0x00080000 gran 0x13 prefmem
PCI: 01:00.0 30 <- [0x00f9000000 - 0x00f901ffff] size 0x00020000 gran 0x11 romem
PCI: 00:01.0 assign_resources, bus 1 link: 0
PCI: 00:07.1 20 <- [0x00000010c0 - 0x00000010cf] size 0x00000010 gran 0x04 io
PCI: 00:07.2 20 <- [0x0000001080 - 0x000000109f] size 0x00000020 gran 0x05 io
PCI: 00:0b.0 10 <- [0x00000010a0 - 0x00000010bf] size 0x00000020 gran 0x05 io
PCI: 00:0b.1 10 <- [0x00000010d0 - 0x00000010d7] size 0x00000008 gran 0x03 io
PCI: 00:0d.0 10 <- [0x00f9330000 - 0x00f9330fff] size 0x00001000 gran 0x0c mem
PCI: 00:0d.0 14 <- [0x0000001000 - 0x000000103f] size 0x00000040 gran 0x06 io
PCI: 00:0d.0 18 <- [0x00f9100000 - 0x00f91fffff] size 0x00100000 gran 0x14 mem
PCI: 00:0d.0 30 <- [0x00f9200000 - 0x00f92fffff] size 0x00100000 gran 0x14 romem
PCI: 00:0f.0 10 <- [0x00000010d8 - 0x00000010df] size 0x00000008 gran 0x03 io
PCI: 00:0f.0 14 <- [0x00000010e8 - 0x00000010eb] size 0x00000004 gran 0x02 io
PCI: 00:0f.0 18 <- [0x00000010e0 - 0x00000010e7] size 0x00000008 gran 0x03 io
PCI: 00:0f.0 1c <- [0x00000010ec - 0x00000010ef] size 0x00000004 gran 0x02 io
PCI: 00:0f.0 20 <- [0x0000001040 - 0x000000107f] size 0x00000040 gran 0x06 io
PCI: 00:0f.0 24 <- [0x00f9300000 - 0x00f931ffff] size 0x00020000 gran 0x11 mem
PCI: 00:0f.0 30 <- [0x00f9320000 - 0x00f932ffff] size 0x00010000 gran 0x10 romem
PCI_DOMAIN: 0000 assign_resources, bus 0 link: 0
Root Device assign_resources, bus 0 link: 0
Done setting resources.
Show resources in subtree (Root Device)...After assigning values.
Root Device child on link 0 APIC_CLUSTER: 0
APIC_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
PCI_DOMAIN: 0000 child on link 0 PCI: 00:00.0
PCI_DOMAIN: 0000 resource base 1000 size f0 align 6 gran 0 limit e3ff flags 40040100 index 10000000
PCI_DOMAIN: 0000 resource base e8000000 size 11331000 align 27 gran 0 limit ff7fffff flags 40040200 index 10000100
PCI_DOMAIN: 0000 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index a
PCI_DOMAIN: 0000 resource base c0000 size 17f40000 align 0 gran 0 limit 0 flags e0004200 index b
PCI: 00:00.0
PCI: 00:00.0 resource base f4000000 size 4000000 align 26 gran 26 limit ff7fffff flags 60001200 index 10
PCI: 00:01.0 child on link 0 PCI: 01:00.0
PCI: 00:01.0 resource base e3ff size 0 align 12 gran 12 limit e3ff flags 60080102 index 1c
PCI: 00:01.0 resource base e8000000 size 8100000 align 27 gran 20 limit ff7fffff flags 60081202 index 24
PCI: 00:01.0 resource base f8000000 size 1100000 align 24 gran 20 limit ff7fffff flags 60080202 index 20
PCI: 01:00.0
PCI: 01:00.0 resource base f8000000 size 1000000 align 24 gran 24 limit ff7fffff flags 60000200 index 10
PCI: 01:00.0 resource base e8000000 size 8000000 align 27 gran 27 limit ff7fffff flags 60001200 index 14
PCI: 01:00.0 resource base f0000000 size 80000 align 19 gran 19 limit ff7fffff flags 60001200 index 18
PCI: 01:00.0 resource base f9000000 size 20000 align 17 gran 17 limit ff7fffff flags 60002200 index 30
PCI: 00:04.0 child on link 0 PNP: 03f0.0
PNP: 03f0.0
PNP: 03f0.0 resource base 3f0 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 03f0.0 resource base 6 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.0 resource base 2 size 0 align 0 gran 0 limit 0 flags c0000800 index 74
PNP: 03f0.1
PNP: 03f0.1 resource base 378 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 03f0.1 resource base 7 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.2
PNP: 03f0.2 resource base 3f8 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 03f0.2 resource base 4 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.3
PNP: 03f0.3 resource base 2f8 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 03f0.3 resource base 3 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.5
PNP: 03f0.5 resource base 60 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 03f0.5 resource base 64 size 0 align 0 gran 0 limit 0 flags c0000100 index 62
PNP: 03f0.5 resource base 1 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.5 resource base c size 0 align 0 gran 0 limit 0 flags c0000400 index 72
PNP: 03f0.7
PNP: 03f0.8
PNP: 03f0.9
PNP: 03f0.a
PCI: 00:04.1
PCI: 00:04.2
PCI: 00:04.3
PCI: 00:07.0
PCI: 00:07.0 resource base 0 size 1000 align 0 gran 0 limit ffff flags c0000100 index 1
PCI: 00:07.0 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags d0000200 index 2
PCI: 00:07.1
PCI: 00:07.1 resource base 10c0 size 10 align 4 gran 4 limit e3ff flags 60000100 index 20
PCI: 00:07.2
PCI: 00:07.2 resource base 1080 size 20 align 5 gran 5 limit e3ff flags 60000100 index 20
PCI: 00:07.3
PCI: 00:07.3 resource base e400 size 40 align 0 gran 0 limit ffff flags d0000100 index 1
PCI: 00:07.3 resource base f00 size 10 align 0 gran 0 limit ffff flags d0000100 index 2
PCI: 00:0b.0
PCI: 00:0b.0 resource base 10a0 size 20 align 5 gran 5 limit e3ff flags 60000100 index 10
PCI: 00:0b.1
PCI: 00:0b.1 resource base 10d0 size 8 align 3 gran 3 limit e3ff flags 60000100 index 10
PCI: 00:0d.0
PCI: 00:0d.0 resource base f9330000 size 1000 align 12 gran 12 limit ff7fffff flags 60000200 index 10
PCI: 00:0d.0 resource base 1000 size 40 align 6 gran 6 limit e3ff flags 60000100 index 14
PCI: 00:0d.0 resource base f9100000 size 100000 align 20 gran 20 limit ff7fffff flags 60000200 index 18
PCI: 00:0d.0 resource base f9200000 size 100000 align 20 gran 20 limit ff7fffff flags 60002200 index 30
PCI: 00:0f.0
PCI: 00:0f.0 resource base 10d8 size 8 align 3 gran 3 limit e3ff flags 60000100 index 10
PCI: 00:0f.0 resource base 10e8 size 4 align 2 gran 2 limit e3ff flags 60000100 index 14
PCI: 00:0f.0 resource base 10e0 size 8 align 3 gran 3 limit e3ff flags 60000100 index 18
PCI: 00:0f.0 resource base 10ec size 4 align 2 gran 2 limit e3ff flags 60000100 index 1c
PCI: 00:0f.0 resource base 1040 size 40 align 6 gran 6 limit e3ff flags 60000100 index 20
PCI: 00:0f.0 resource base f9300000 size 20000 align 17 gran 17 limit ff7fffff flags 60000200 index 24
PCI: 00:0f.0 resource base f9320000 size 10000 align 16 gran 16 limit ff7fffff flags 60002200 index 30
Done allocating resources.
Enabling resources...
PCI: 00:00.0 cmd <- 06
PCI: 00:01.0 bridge ctrl <- 008b
PCI: 00:01.0 cmd <- 107
PCI: 00:07.0 cmd <- 0f
PCI: 00:07.1 cmd <- 05
PCI: 00:07.2 cmd <- 05
PCI: 00:07.3 cmd <- 03
PCI: 00:0b.0 cmd <- 05
PCI: 00:0b.1 cmd <- 05
PCI: 00:0d.0 cmd <- 03
PCI: 00:0f.0 cmd <- 07
PCI: 01:00.0 cmd <- 07
done.
Initializing devices...
Root Device init
APIC_CLUSTER: 0 init
malloc Enter, size 68, free_mem_ptr 00130c7c
malloc 00130c7c
Initializing CPU #0
CPU: vendor Intel device 673
CPU: family 06, model 07, stepping 03
microcode_info: sig = 0x00000673 pf=0x00000001 rev = 0x0000000e
microcode updated to revision: 0000000e from revision 0000000e
Enabling cache
Setting fixed MTRRs(0-88) Type: UC
Setting fixed MTRRs(0-16) Type: WB
Setting fixed MTRRs(24-88) Type: WB
DONE fixed MTRRs
call enable_fixed_mtrr()
Setting variable MTRR 0, base: 0MB, range: 256MB, type WB
ADDRESS_MASK_HIGH=0xf
Setting variable MTRR 1, base: 256MB, range: 128MB, type WB
ADDRESS_MASK_HIGH=0xf
Zero-sized MTRR range @0KB
DONE variable MTRRs
Clear out the extra MTRR's
call enable_var_mtrr()
Leave x86_setup_var_mtrrs
MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
Disabling local apic...done.
CPU #0 initialized
PCI: 00:00.0 init
Northbridge Init
PCI: 00:07.0 init
RTC Init
PCI: 00:07.1 init
IDE: Primary IDE interface: off
IDE: Secondary IDE interface: off
PCI: 00:07.2 init
PCI: 00:0b.0 init
PCI: 00:0b.1 init
PCI: 00:0d.0 init
PCI: 00:0f.0 init
PCI: 01:00.0 init
Devices initialized
Show all devs...After init.
Root Device: enabled 1
APIC_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
PCI_DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:01.0: enabled 1
PCI: 00:04.0: enabled 0
PNP: 03f0.0: enabled 1
PNP: 03f0.1: enabled 1
PNP: 03f0.2: enabled 1
PNP: 03f0.3: enabled 1
PNP: 03f0.5: enabled 1
PNP: 03f0.7: enabled 1
PNP: 03f0.8: enabled 1
PNP: 03f0.9: enabled 1
PNP: 03f0.a: enabled 1
PCI: 00:04.1: enabled 0
PCI: 00:04.2: enabled 0
PCI: 00:04.3: enabled 0
PCI: 00:07.0: enabled 1
PCI: 00:07.1: enabled 1
PCI: 00:07.2: enabled 1
PCI: 00:07.3: enabled 1
PCI: 00:0b.0: enabled 1
PCI: 00:0b.1: enabled 1
PCI: 00:0d.0: enabled 1
PCI: 00:0f.0: enabled 1
PCI: 01:00.0: enabled 1
CPU: 00: enabled 1
Initializing CBMEM area to 0x17ff0000 (65536 bytes)
Adding CBMEM entry as no. 1
Moving GDT to 17ff0200...ok
High Tables Base is 17ff0000.
Copying Interrupt Routing Table to 0x000f0000... done.
Verifying copy of Interrupt Routing Table at 0x000f0000... done
Checking Interrupt Routing Table consistency...
check_pirq_routing_table(): Interrupt Routing Table located at 000f0000.
done.
Adding CBMEM entry as no. 2
Copying Interrupt Routing Table to 0x17ff0400... done.
Verifying copy of Interrupt Routing Table at 0x17ff0400... done
Checking Interrupt Routing Table consistency...
check_pirq_routing_table(): Interrupt Routing Table located at 17ff0400.
done.
PIRQ table: 128 bytes.
Adding CBMEM entry as no. 3
ACPI: Writing ACPI tables at 17ff1400...
ACPI: * FACS
ACPI: * DSDT @ 17ff1540 Length 61d
ACPI: * FADT
ACPI: added table 1/32, length now 40
ACPI: * MADT
ACPI: * SSDT
Found 1 CPU(s).
ACPI: added table 2/32, length now 44
ACPI: done.
ACPI tables: 2252 bytes.
Adding CBMEM entry as no. 4
Writing high table forward entry at 0x00000500
Wrote coreboot table at: 00000500 - 00000518 checksum 17df
New low_table_end: 0x00000518
Now going to write high coreboot table at 0x17ffd000
rom_table_end = 0x17ffd000
Adjust low_table_end from 0x00000518 to 0x00001000
Adjust rom_table_end from 0x17ffd000 to 0x18000000
Adding high table area
coreboot memory table:
0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
1. 0000000000001000-000000000009ffff: RAM
2. 00000000000c0000-0000000017feffff: RAM
3. 0000000017ff0000-0000000017ffffff: CONFIGURATION TABLES
4. 00000000ff800000-00000000ffffffff: RESERVED
Wrote coreboot table at: 17ffd000 - 17ffd1ac checksum 8534
coreboot table: 428 bytes.
Multiboot Information structure has been written.
0. FREE SPACE 17fff000 00001000
1. GDT 17ff0200 00000200
2. IRQ TABLE 17ff0400 00001000
3. ACPI 17ff1400 0000bc00
4. COREBOOT 17ffd000 00002000
Check CBFS header at fffffc9e
magic is 4f524243
Found CBFS header at fffffc9e
Check fallback/romstage
CBFS: follow chain: fffc0000 + 38 + 3436 + align -> fffc3480
Check fallback/coreboot_ram
CBFS: follow chain: fffc3480 + 38 + 14a4f + align -> fffd7f40
Check fallback/payload
Got a payload
Loading segment from rom address 0xfffd7f78
data (compression=1)
malloc Enter, size 36, free_mem_ptr 00130cc0
malloc 00130cc0
New segment dstaddr 0xe7740 memsize 0x188c0 srcaddr 0xfffd7fb0 filesize 0xc0ab
(cleaned up) New segment addr 0xe7740 size 0x188c0 offset 0xfffd7fb0 filesize 0xc0ab
Loading segment from rom address 0xfffd7f94
Entry Point 0x000fc173
Loading Segment: addr: 0x00000000000e7740 memsz: 0x00000000000188c0 filesz: 0x000000000000c0ab
lb: [0x0000000000100000, 0x0000000000134000)
Post relocation: addr: 0x00000000000e7740 memsz: 0x00000000000188c0 filesz: 0x000000000000c0ab
using LZMA
[ 0x000e7740, 00100000, 0x00100000) <- fffd7fb0
dest 000e7740, end 00100000, bouncebuffer 17f88000
Loaded segments
Jumping to boot code at fc173
entry = 0x000fc173
lb_start = 0x00100000
lb_size = 0x00034000
adjust = 0x17ebc000
buffer = 0x17f88000
elf_boot_notes = 0x00124d08
adjusted_boot_notes = 0x17fe0d08
Start bios (version 0.6.1.2-20101230_233444-localhost1.local)
init ivt
init bda
Find memory size
Attempting to find coreboot table
Found coreboot table forwarder.
Now attempting to find coreboot memory map
Add to e820 map: 00000000 00001000 2
Add to e820 map: 00001000 0009f000 1
Add to e820 map: 000c0000 17f30000 1
Add to e820 map: 17ff0000 00010000 2
Add to e820 map: ff800000 00800000 2
Add to e820 map: 00000000 00004000 1
Found mainboard ASUS P2B
Found CBFS header at 0xfffffc9e
Add to e820 map: 000a0000 00050000 -1
Add to e820 map: 0009fc00 00000400 2
Add to e820 map: 000f0000 00010000 2
Ram Size=0x17ff0000 (0x0000000000000000 high)
malloc setup
Add to e820 map: 17fe0000 00010000 2
init pic
init timer
tsc calibrate start=4241003475 end=4241778116 diff=774641
CPU Mhz=451
math cp init
init boot device ordering
No apic - only the main cpu is present.
init bios32
init PMM
init PNPBIOS table
init keyboard
init mouse
Relocating coreboot bios tables
pmm_malloc zone=0x000f57bc handle=ffffffff size=128 align=10 ret=0x000fdc70 (detail=0x17fdfee0)
Copying PIR from 0x17ff0400 to 0x000fdc70
pmm_malloc zone=0x000f57bc handle=ffffffff size=20 align=10 ret=0x000fdc50 (detail=0x17fdfeb0)
Copying ACPI RSDP from 0x17ff1400 to 0x000fdc50
init SMBIOS tables
pmm_malloc zone=0x000f57c4 handle=ffffffff size=32768 align=10 ret=0x17fd7e80 (detail=0x17fdfe80)
pmm_malloc zone=0x000f57bc handle=ffffffff size=31 align=10 ret=0x000fdc30 (detail=0x17fd7e50)
pmm_malloc zone=0x000f57b8 handle=ffffffff size=263 align=10 ret=0x17fefef0 (detail=0x17fd7e20)
SMBIOS ptr=0x000fdc30 table=0x17fefef0
pmm_free 0x17fd7e80 (detail=0x17fdfe80)
Scan for VGA option rom
Attempting to init PCI bdf 01:00.0 (vd 10de:0253)
Searching CBFS for prefix pci10de,0253.rom
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
Attempting to map option rom on dev 01:00.0
Option rom sizing returned f9000000 fffe0000
Inspecting possible rom at 0xf9000000 (vd=10de:0253 bdf=01:00.0)
Copying option rom (size 61440) from 0xf9000000 to c0000
Checking rom 0x000c0000 (sig aa55 size 120)
Found option rom with bad checksum: loc=0x000c0000 len=61440 sum=42
Searching CBFS for prefix vgaroms/
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
init usb
pmm_malloc zone=0x000f57c4 handle=ffffffff size=32 align=10 ret=0x17fdfe60 (detail=0x17fdfe80)
UHCI init on dev 00:07.2 (io=1080)
pmm_malloc zone=0x000f57c4 handle=ffffffff size=4096 align=1000 ret=0x17fde000 (detail=0x17fdfe30)
/17fde000\ Start thread
|17fde000| pmm_malloc zone=0x000f57b8 handle=ffffffff size=16 align=10 ret=0x17fefee0 (detail=0x17fdfe00)
|17fde000| pmm_malloc zone=0x000f57b8 handle=ffffffff size=4096 align=1000 ret=0x17fee000 (detail=0x17fdfdd0)
|17fde000| pmm_malloc zone=0x000f57b8 handle=ffffffff size=8 align=10 ret=0x17fefed0 (detail=0x17fdfda0)
|17fde000| pmm_malloc zone=0x000f57b8 handle=ffffffff size=8 align=10 ret=0x17fefec0 (detail=0x17fdfd70)
|17fde000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=4096 align=1000 ret=0x17fdd000 (detail=0x17fdfd40)
/17fdd000\ Start thread
|17fde000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=4096 align=1000 ret=0x17fdc000 (detail=0x17fdfd10)
/17fdc000\ Start thread
init ps2port
pmm_malloc zone=0x000f57c4 handle=ffffffff size=4096 align=1000 ret=0x17fdb000 (detail=0x17fdfce0)
/17fdb000\ Start thread
|17fdb000| i8042_flush
|17fdb000| i8042_command cmd=1aa
|17fdb000| i8042_wait_write
|17fdb000| i8042_wait_read
|17fdb000| i8042 param=55
|17fdb000| i8042_command cmd=1ab
|17fdb000| i8042_wait_write
|17fdb000| i8042_wait_read
|17fdb000| i8042 param=0
|17fdb000| ps2_command aux=0 cmd=2ff
|17fdb000| i8042 ctr old=30 new=30
|17fdb000| i8042_command cmd=1060
|17fdb000| i8042_wait_write
|17fdb000| i8042_wait_write
init lpt
Found 0 lpt ports
init serial
Found 3 serial ports
init hard drives
pmm_malloc zone=0x000f57bc handle=ffffffff size=12 align=10 ret=0x000fdc20 (detail=0x17fdfcb0)
ATA controller 0 at 1f0/3f4/10c0 (irq 14 dev 39)
pmm_malloc zone=0x000f57c4 handle=ffffffff size=4096 align=1000 ret=0x17fda000 (detail=0x17fdfc80)
/17fda000\ Start thread
|17fda000| powerup IDE floating
|17fda000| powerup IDE floating
|17fda000| ata_detect ata0-0: sc=ff sn=ff dh=ff
|17fda000| powerup IDE floating
|17fda000| powerup IDE floating
|17fda000| ata_detect ata0-1: sc=ff sn=ff dh=ff
pmm_free 0x17fda000 (detail=0x17fdfc80)
\17fda000/ End thread
pmm_malloc zone=0x000f57bc handle=ffffffff size=12 align=10 ret=0x000fdc10 (detail=0x17fdfc80)
ATA controller 1 at 170/374/10c8 (irq 15 dev 39)
pmm_malloc zone=0x000f57c4 handle=ffffffff size=4096 align=1000 ret=0x17fda000 (detail=0x17fdfc50)
/17fda000\ Start thread
|17fda000| powerup IDE floating
|17fda000| powerup IDE floating
|17fda000| ata_detect ata1-0: sc=ff sn=ff dh=ff
|17fda000| powerup IDE floating
|17fda000| powerup IDE floating
|17fda000| ata_detect ata1-1: sc=ff sn=ff dh=ff
pmm_free 0x17fda000 (detail=0x17fdfc50)
\17fda000/ End thread
Searching CBFS for prefix floppyimg/
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
|17fdd000| set_address 0x17fdfe60
|17fdd000| uhci_alloc_control_pipe 0x17fdfe60
|17fdd000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=28 align=10 ret=0x17fdfc30 (detail=0x17fdfc50)
|17fdb000| i8042_command cmd=1060
|17fdb000| i8042_wait_write
|17fdb000| i8042_wait_write
|17fdb000| ps2_sendbyte aux=0 cmd=ff
|17fdb000| i8042_kbd_write c=255
|17fdb000| i8042_wait_write
|17fdd000| uhci_control 0x17fdfc3c
|17fdd000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=32 align=10 ret=0x17fdfbe0 (detail=0x17fdfc00)
|17fdd000| pmm_free 0x17fdfbe0 (detail=0x17fdfc00)
|17fdd000| uhci_alloc_control_pipe 0x17fdfe60
|17fdd000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=28 align=10 ret=0x17fdfbe0 (detail=0x17fdfc00)
|17fdd000| config_usb: 0x17fdfbec
|17fdd000| uhci_control 0x17fdfbec
|17fdd000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=48 align=10 ret=0x17fdfb80 (detail=0x17fdfbb0)
|17fdc000| set_address 0x17fdfe60
|17fdd000| pmm_free 0x17fdfb80 (detail=0x17fdfbb0)
|17fdd000| device rev=0200 cls=00 sub=00 proto=00 size=08
|17fdd000| uhci_control 0x17fdfbec
|17fdd000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=64 align=10 ret=0x17fdfb70 (detail=0x17fdfbb0)
|17fdc000| uhci_control 0x17fdfc3c
|17fdc000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=32 align=10 ret=0x17fdfb20 (detail=0x17fdfb40)
|17fdd000| pmm_free 0x17fdfb70 (detail=0x17fdfbb0)
|17fdd000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=34 align=10 ret=0x17fdfb80 (detail=0x17fdfbb0)
|17fdd000| uhci_control 0x17fdfbec
|17fdd000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=112 align=10 ret=0x17fdfa80 (detail=0x17fdfaf0)
|17fdc000| pmm_free 0x17fdfb20 (detail=0x17fdfb40)
|17fdd000| pmm_free 0x17fdfa80 (detail=0x17fdfaf0)
|17fdd000| uhci_control 0x17fdfbec
|17fdd000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=32 align=10 ret=0x17fdfb30 (detail=0x17fdfb50)
|17fdc000| uhci_alloc_control_pipe 0x17fdfe60
|17fdc000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=28 align=10 ret=0x17fdfae0 (detail=0x17fdfb00)
|17fdc000| config_usb: 0x17fdfaec
|17fdc000| uhci_control 0x17fdfaec
|17fdc000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=48 align=10 ret=0x17fdfa80 (detail=0x17fdfab0)
|17fdb000| ps2 read fe
|17fdb000| Got ps2 nak (status=51)
|17fdb000| i8042_command cmd=1060
|17fdb000| i8042_wait_write
|17fdb000| i8042_wait_write
|17fdb000| ps2 command 2ff failed (aux=0)
pmm_free 0x17fdb000 (detail=0x17fdfce0)
\17fdb000/ End thread
|17fdd000| pmm_free 0x17fdfb30 (detail=0x17fdfb50)
|17fdd000| usb_hid_init 0x17fdfbec
|17fdd000| uhci_control 0x17fdfbec
|17fdd000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=32 align=10 ret=0x17fdfb60 (detail=0x17fdfce0)
|17fdc000| pmm_free 0x17fdfa80 (detail=0x17fdfab0)
|17fdc000| device rev=0200 cls=00 sub=00 proto=00 size=08
|17fdc000| uhci_control 0x17fdfaec
|17fdc000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=64 align=10 ret=0x17fdfaa0 (detail=0x17fdfb30)
|17fdd000| pmm_free 0x17fdfb60 (detail=0x17fdfce0)
|17fdd000| uhci_alloc_intr_pipe 0x17fdfe60 3
|17fdd000| ebda moved from 9fc00 to 9f800
|17fdd000| pmm_malloc zone=0x000f57b4 handle=ffffffff size=28 align=10 ret=0x0009ffe0 (detail=0x17fdfce0)
|17fdd000| pmm_malloc zone=0x000f57b4 handle=ffffffff size=224 align=10 ret=0x0009ff00 (detail=0x17fdfa70)
|17fdd000| pmm_malloc zone=0x000f57b4 handle=ffffffff size=84 align=10 ret=0x0009fea0 (detail=0x17fdfa40)
|17fdd000| USB mouse initialized
|17fdd000| pmm_free 0x17fdfb80 (detail=0x17fdfbb0)
|17fdd000| uhci_free_pipe 0x17fdfbec
|17fdc000| pmm_free 0x17fdfaa0 (detail=0x17fdfb30)
|17fdc000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=59 align=10 ret=0x17fdfb70 (detail=0x17fdfbb0)
|17fdc000| uhci_control 0x17fdfaec
|17fdc000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=160 align=10 ret=0x17fdf9a0 (detail=0x17fdfb40)
|17fdd000| pmm_free 0x17fdfbe0 (detail=0x17fdfc00)
|17fdc000| pmm_free 0x17fdd000 (detail=0x17fdfd40)
\17fdd000/ End thread
|17fdc000| pmm_free 0x17fdf9a0 (detail=0x17fdfb40)
|17fdc000| uhci_control 0x17fdfaec
|17fdc000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=32 align=10 ret=0x17fdfc10 (detail=0x17fdfd40)
|17fdc000| pmm_free 0x17fdfc10 (detail=0x17fdfd40)
|17fdc000| usb_hid_init 0x17fdfaec
|17fdc000| uhci_control 0x17fdfaec
|17fdc000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=32 align=10 ret=0x17fdfc10 (detail=0x17fdfd40)
|17fdc000| pmm_free 0x17fdfc10 (detail=0x17fdfd40)
|17fdc000| uhci_control 0x17fdfaec
|17fdc000| pmm_malloc zone=0x000f57c4 handle=ffffffff size=32 align=10 ret=0x17fdfc10 (detail=0x17fdfd40)
|17fdc000| pmm_free 0x17fdfc10 (detail=0x17fdfd40)
|17fdc000| uhci_alloc_intr_pipe 0x17fdfe60 3
|17fdc000| pmm_malloc zone=0x000f57b4 handle=ffffffff size=28 align=10 ret=0x0009fe80 (detail=0x17fdfd40)
|17fdc000| pmm_malloc zone=0x000f57b4 handle=ffffffff size=224 align=10 ret=0x0009fda0 (detail=0x17fdfc00)
|17fdc000| pmm_malloc zone=0x000f57b4 handle=ffffffff size=112 align=10 ret=0x0009fd30 (detail=0x17fdfb40)
|17fdc000| USB keyboard initialized
|17fdc000| pmm_free 0x17fdfb70 (detail=0x17fdfbb0)
|17fdc000| uhci_free_pipe 0x17fdfaec
|17fdc000| pmm_free 0x17fdfae0 (detail=0x17fdfb00)
|17fde000| pmm_free 0x17fdc000 (detail=0x17fdfd10)
\17fdc000/ End thread
|17fde000| uhci_free_pipe 0x17fdfc3c
|17fde000| pmm_free 0x17fdfc30 (detail=0x17fdfc50)
pmm_free 0x17fde000 (detail=0x17fdfe30)
\17fde000/ End thread
All threads complete.
Scan for option roms
Attempting to init PCI bdf 00:00.0 (vd 8086:7190)
Searching CBFS for prefix pci8086,7190.rom
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
Attempting to map option rom on dev 00:00.0
Option rom sizing returned 0 0
Attempting to init PCI bdf 00:01.0 (vd 8086:7191)
Searching CBFS for prefix pci8086,7191.rom
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
Attempting to map option rom on dev 00:01.0
Skipping non-normal pci device (type=1)
Attempting to init PCI bdf 00:07.0 (vd 8086:7110)
Searching CBFS for prefix pci8086,7110.rom
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
Attempting to map option rom on dev 00:07.0
Option rom sizing returned 0 0
Attempting to init PCI bdf 00:07.2 (vd 8086:7112)
Searching CBFS for prefix pci8086,7112.rom
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
Attempting to map option rom on dev 00:07.2
Option rom sizing returned 0 0
Attempting to init PCI bdf 00:07.3 (vd 8086:7113)
Searching CBFS for prefix pci8086,7113.rom
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
Attempting to map option rom on dev 00:07.3
Option rom sizing returned 0 0
Attempting to init PCI bdf 00:0b.0 (vd 1102:0002)
Searching CBFS for prefix pci1102,0002.rom
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
Attempting to map option rom on dev 00:0b.0
Option rom sizing returned 0 0
Attempting to init PCI bdf 00:0b.1 (vd 1102:7002)
Searching CBFS for prefix pci1102,7002.rom
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
Attempting to map option rom on dev 00:0b.1
Option rom sizing returned 0 0
Attempting to init PCI bdf 00:0d.0 (vd 8086:1229)
Searching CBFS for prefix pci8086,1229.rom
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
Attempting to map option rom on dev 00:0d.0
Option rom sizing returned f9200000 fff00000
Inspecting possible rom at 0xf9200000 (vd=8086:1229 bdf=00:0d.0)
Copying option rom (size 10240) from 0xf9200000 to c0800
Checking rom 0x000c0800 (sig aa55 size 20)
Running option rom at c080:0003
Attempting to init PCI bdf 00:0f.0 (vd 105a:4d30)
Searching CBFS for prefix pci105a,4d30.rom
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
Attempting to map option rom on dev 00:0f.0
Option rom sizing returned f9320000 ffff0000
Inspecting possible rom at 0xf9320000 (vd=105a:4d30 bdf=00:0f.0)
Copying option rom (size 16384) from 0xf9320000 to c1800
Checking rom 0x000c1800 (sig aa55 size 32)
Running option rom at c180:0003
Searching CBFS for prefix genroms/
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
Checking rom 0x000c0800 (sig aa55 size 8)
Press F12 for boot menu.
Checking for bootsplash
Searching CBFS for prefix bootsplash.jpg
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
Select boot device:
Searching CBFS for prefix img/
Found CBFS file fallback/romstage
Found CBFS file fallback/coreboot_ram
Found CBFS file fallback/payload
Found CBFS file
KBD: int09h_handler(): unknown scancode read: 0x5b!
KBD: int09h_handler(): unknown scancode read: 0x5b!
KBD: int09h_handler(): unknown scancode read: 0x5b!
KBD: int09h_handler(): unknown scancode read: 0x5b!
KBD: int09h_handler(): unknown scancode read: 0x5b!
(0x5b is the Windows key on the keyboard! Only key that works no VGA display or any other activity.)
More information about the coreboot
mailing list