[coreboot] SPI in-system programming
caibaiyin.pku at gmail.com
Mon Jul 19 12:42:29 CEST 2010
SF100 can fit your requirement with testclip SO8, you can see the details
2010/7/19 Corey Osgood <corey.osgood at gmail.com>
> On Sun, Jul 18, 2010 at 1:11 PM, Rudolf Marek <r.marek at assembler.cz>
> > Hi,
> > I guess you need to have some driver to disconnect the bus from chipset.
> > And maybe some diode not to power on whole MB while doing ISP when MB is
> > Check this:
> > www.dediprog.com/chipset/via8237s.pdf
> > Maybe you will need tri state buffer?
> I've seen that, along with the intel version:
> But they rely on an SPI header and the reference design, neither of
> which I'll have. I was hoping someone had some solution for hooking a
> programmer directly to a board, but with switching chips so easy I
> can't imagine why they'd bother.
> coreboot mailing list: coreboot at coreboot.org
-------------- next part --------------
An HTML attachment was scrubbed...
More information about the coreboot