[coreboot] [Patch] SSE & SSE2

[Myles Watson]

This patch selects SSE & SSE2 in the socket if one exists (except for AMD
since there are many sockets for two models).

The reasoning is that sockets can support multiple models of CPUS for intel,
and SSE & SSE2 settings need to be based on the least capable CPU.

It's all correct as far as Google tells me.

Socket PGA370 - SSE but not SSE2 (supports PIII)
Slot 1 - SSE but not SSE2
Slot 2 - SSE but not SSE2
Via C3 - SSE but not SSE2
Via C7 - SSE and SSE2
Qemu - not SSE2 (I don't know about SSE, so I didn't set it)
Geode - not SSE or SSE2
intel ep80579 SSE and SSE2
Socket 441 SSE and SSE2
Socket mPGA479M SSE and SSE2
Socket mPGA604 SSE and SSE2
Socket BGA956 MMX and SSE and SSE2
Socket mFCPGA478 MMX and SSE and SSE2
Socket mPGA478 MMX and SSE and SSE2
Socket mPGA603 MMX and SSE and SSE2

some intel model_f?x Kconfig files weren't being sourced in
src/cpu/intel/Kconfig

Signed-off-by: Myles Watson <mylesgw at gmail.com>

Thanks,
Myles
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20100316/8c18c858/attachment.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: sse2.diff
Type: text/x-patch
Size: 9499 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20100316/8c18c858/attachment.diff>