[coreboot] [PATCH] Fix AMD HD 3200 uma graphics problems inWin7 (revised)

Scott Duplichan scott at notabs.org
Thu Nov 4 03:45:35 CET 2010

-----Original Message-----
From: coreboot-bounces at coreboot.org [mailto:coreboot-bounces at coreboot.org] On Behalf Of Marc Jones
Sent: Wednesday, November 03, 2010 06:53 PM
To: Rudolf Marek
Cc: coreboot at coreboot.org
Subject: Re: [coreboot] [PATCH] Fix AMD HD 3200 uma graphics problems inWin7 (revised)

]On Wed, Nov 3, 2010 at 3:34 PM, Rudolf Marek <r.marek at assembler.cz> wrote:
]> Hi Scott,
]> I tried to boot with that on famF CPU and it went well.
]> ruiktest:~#
]> ruiktest:~# lspci -vvv -s 01:05.0
]> 01:05.0 VGA compatible controller: ATI Technologies Inc RS880 [Radeon HD
]> 4200] (prog-if 00 [VGA controller])
]>        Subsystem: ATI Technologies Inc Device 0000
]>        Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr-
]> Stepping- SERR- FastB2B- DisINTx-
]>        Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort-
]> <TAbort- <MAbort- >SERR- <PERR- INTx-
]>        Latency: 0, Cache Line Size: 64 bytes
]>        Interrupt: pin A routed to IRQ 18
]>        Region 0: Memory at e8000000 (32-bit, prefetchable) [size=128M]
]>        Region 1: I/O ports at 1000 [size=256]
]>        Region 2: Memory at f8100000 (32-bit, non-prefetchable) [size=64K]
]>        Region 5: Memory at f8000000 (32-bit, non-prefetchable) [size=1M]
]>        Expansion ROM at <unassigned> [disabled]
]>        Capabilities: [50] Power Management version 3
]>                Flags: PMEClk- DSI- D1+ D2+ AuxCurrent=0mA
]> PME(D0-,D1-,D2-,D3hot-,D3cold-)
]>                Status: D0 NoSoftRst- PME-Enable- DSel=0 DScale=0 PME-
]>        Capabilities: [a0] MSI: Enable- Count=1/1 Maskable- 64bit+
]>                Address: 0000000000000000  Data: 0000
]>        Kernel driver in use: radeon
]> The BAR seems to be enabled. Btw I tried to boot Win7 but still got only
]> logo animation forever. Not sure what it could be.
]> I agree that this patch is big improvement. We can fix the MMCONF later.
]Was that an ack?
]Maybe I misunderstand, but I don't think that there is an MMCONF
]issue. The bar disable prevents the 780 MMCONF from being moved,
]Just curious, have you test this with Linux?

Slax 6.12 live CD - Good. Using I/O APIC interrupts.

Linuxmint 9 live CD - Good. Using I/O APIC interrupts.

DSL linux live CD - Flood of "APIC error on CPU0: 40(40)"
    I believe if SB700 ioxapic mode is not enabled everything is good.

WinXP x64 SP2 setup CD - An unexpected error (805246152) occurred at line
                         1831 in d:\nt\base\boot\setup\arcdisp.c

WinXP x86 SP3 setup CD - An unexpected error (805246152) occurred at line
                         1831 in d:\nt\base\boot\setup\arcdisp.c

Win7 x64 Ultimate setup DVD - setup completed quickly with zero problems.

All testing is with UMA graphics. I build the mahogany_fam10 project and
run it on an ECS A780GM-M3 board.

]I tried to load win7, but
]got a ACPI stop 0xA5. I suspect that my tables are not working at all.
]This is on iei kino. I will investigate more tomorrow.

The attached patch contains work in progress changes outside of the
previously RS780 patch. Apply it to the latest trunk code along with
the RS780 patch. This patch is good only for mahogany_fam10, not for
mahogany (family 0Fh). The ACPI changes need to be ported from family
10h to family 0Fh. Based on what Rudolf said recently, the family 0Fh
project method of passing TOM1 etc to ACPI is the preferred way, not
the family 10h method.

Use 1 or 2 GB of memory. Three should also work, although I am not sure
the memory init code can handle 3GB. As I recall memory above 4GB is 
not yet handled correctly for booting Win7.

Hopefully you can just build a mahogany_fam10 binary and run it on Kino.
Probably any RS780 video option rom will get the job done.


-------------- next part --------------
An embedded and charset-unspecified text was scrubbed...
Name: win7-wip-1.txt
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20101103/28610533/attachment.txt>

More information about the coreboot mailing list