[coreboot] [patch 16/16] Ranges unavailable for PCI BARs shouldbemarked as reserved in the E820 memory map, in case the OS wants to change the BARs.
r.marek at assembler.cz
Sun Nov 7 22:14:53 CET 2010
I thought our resource allocator did not touch the high region because of
lapic/hpet/apic stuff. Maybe it is no longer true. I got some issue with PCI
sata add on card (linux complaining about resource overlap on SB700)
Maybe this is heading to same direction?
More information about the coreboot