[coreboot] [commit] r6062 - trunk/src/southbridge/via/vt8237r
repository service
svn at coreboot.org
Thu Nov 11 06:12:02 CET 2010
Author: stuge
Date: Thu Nov 11 06:12:01 2010
New Revision: 6062
URL: https://tracker.coreboot.org/trac/coreboot/changeset/6062
Log:
Add VT8237A id to src/southbridge/via/vt8237r/bootblock.c
I missed this one since it was working anyway, since
"The LPC BIOS ROM is always accessed when ISA addresses
FFF80000-FFFFFFFF and 000F0000-000FFFFF are decoded" (VT8237R datasheet)
And the rom I use for testing is smaller than this 512KB default range.
Signed-off-by: Tobias Diedrich <ranma+coreboot at tdiedrich.de>
Acked-by: Peter Stuge <peter at stuge.se>
Modified:
trunk/src/southbridge/via/vt8237r/bootblock.c
Modified: trunk/src/southbridge/via/vt8237r/bootblock.c
==============================================================================
--- trunk/src/southbridge/via/vt8237r/bootblock.c Thu Nov 11 06:08:33 2010 (r6061)
+++ trunk/src/southbridge/via/vt8237r/bootblock.c Thu Nov 11 06:12:01 2010 (r6062)
@@ -38,8 +38,14 @@
dev = pci_locate_device_on_bus(PCI_ID(PCI_VENDOR_ID_VIA,
PCI_DEVICE_ID_VIA_VT8237S_LPC), 0);
- if (dev == PCI_DEV_INVALID)
- return;
+ if (dev == PCI_DEV_INVALID) {
+ /* Power management controller */
+ dev = pci_locate_device_on_bus(PCI_ID(PCI_VENDOR_ID_VIA,
+ PCI_DEVICE_ID_VIA_VT8237A_LPC), 0);
+
+ if (dev == PCI_DEV_INVALID)
+ return;
+ }
}
pci_write_config8(dev, 0x41, 0x7f);
More information about the coreboot
mailing list