[coreboot] [patch 5/7] Since XP only implements parts of ACPI 2.0, it chokes on the TOM2 qword in the SSDT, which is present if a board uses k8acpi_write_vars.

Rudolf Marek r.marek at assembler.cz
Wed Nov 17 12:02:55 CET 2010

Previous message: [coreboot] [patch 5/7] Since XP only implements parts of ACPI 2.0, it chokes on the TOM2 qword in the SSDT, which is present if a board uses k8acpi_write_vars.
Next message: [coreboot] [patch 6/7] Ranges unavailable for PCI BARs should be marked as reserved in the E820 memory map, in case the OS wants to change the BARs.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Acked-by: Rudolf Marek <r.marek at assembler.cz>
Committed revision 6082.
Thanks,

Rudolf

Previous message: [coreboot] [patch 5/7] Since XP only implements parts of ACPI 2.0, it chokes on the TOM2 qword in the SSDT, which is present if a board uses k8acpi_write_vars.
Next message: [coreboot] [patch 6/7] Ranges unavailable for PCI BARs should be marked as reserved in the E820 memory map, in case the OS wants to change the BARs.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the coreboot mailing list