[coreboot] [patch 6/7] Ranges unavailable for PCI BARs should be marked as reserved in the E820 memory map, in case the OS wants to change the BARs.

Rudolf Marek r.marek at assembler.cz
Wed Nov 17 12:31:59 CET 2010

Previous message: [coreboot] [patch 6/7] Ranges unavailable for PCI BARs should be marked as reserved in the E820 memory map, in case the OS wants to change the BARs.
Next message: [coreboot] [patch 7/7] Dynamically generate PNP0C02 mainboard resources in SSDT
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Acked-by: Rudolf Marek <r.marek at assembler.cz>

I removed the MMConfig reserve region in m2v-mx se mainboard code and I extended 
the flash region to 16MB (this is what VT8237S can decode)

Committed revision 6083.
Thanks,

Rudolf

Previous message: [coreboot] [patch 6/7] Ranges unavailable for PCI BARs should be marked as reserved in the E820 memory map, in case the OS wants to change the BARs.
Next message: [coreboot] [patch 7/7] Dynamically generate PNP0C02 mainboard resources in SSDT
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the coreboot mailing list