[coreboot] pci resource allocation overlaps config_mmconf_base_address

Myles Watson mylesgw at gmail.com
Mon Oct 18 17:53:37 CEST 2010

On Mon, Oct 18, 2010 at 12:12 AM, Rudolf Marek <r.marek at assembler.cz> wrote:
> Hi Myles,
> Please can you help here? Also I tried to have a look how the non-posted
> support could be added but it looks like it must be done somewhat inside the
> resource allocator. Please can you help with that too? Basically we would
> need to put some MMIO resources which have non-posted attribute set in
> resource (this must be done) to be allocated somewhat together so only one
> MMIO resource would be needed (and we need to modify the northbridge.c of K8
> to set the non-posted bit)
> Unfortunately I don't know how to do that. Please can you help or provide
> some hints?

As a first hack at it, you could try to (ab)use the
IORESOURCE_PREFETCH bit.  I know it means exactly the opposite of
non-posted, but it would force the resources to be allocated

You could add a new bit IORESOURCE_NON_POSTED in src/include/device/resource.h

Then you would need to add a little more logic to the split in
src/device/device.c, so instead of just splitting resources based on
the PREFETCH bit, it added the NON_POSTED bit too.


More information about the coreboot mailing list