[coreboot] AMD cache setup is broken
Arne Georg Gleditsch
arne.gleditsch at numascale.com
Thu Sep 9 11:58:08 CEST 2010
Arne Georg Gleditsch <arne.gleditsch at numascale.com> writes:
> + /* Clear ClLinesToNbDis */
> + msr = rdmsr(BU_CFG2_MSR);
> + msr.lo &= ~(1 << 15);
> + wrmsr(BU_CFG2_MSR, msr);
On an slightly unrelated note; do we want to clear bit 35 here as well?
At the moment, this is only done for the BSP, causing the MSR settings
to be inconsistent after boot. I see that errata 343 indicates that
this should be cleared after CAR is disabled, so it might not matter all
that much for the APs...
More information about the coreboot