[coreboot] 870 attempt
marcj303 at gmail.com
Thu Feb 24 17:45:05 CET 2011
On Thu, Feb 24, 2011 at 7:23 AM, Jonathan A. Kollasch
<jakllsch at kollasch.net> wrote:
> On Thu, Feb 24, 2011 at 02:14:07AM +0000, Jonathan A. Kollasch wrote:
>> I've attempted to use the rs780 and sb800 code on a AM3 870 + SB850
>> board. Raminit seems to go okay, as does the first bits of ramstage.
>> However, ramstage fails after the first two passes through
>> rs780_enable(). It stalls in get_vid_did() reading PCI config space
>> of device 2 (or 4). Also, the rs780 HT init code thinks the link should
>> run at 200MHz, maybe that's related.
> Attached is the diff, and console output there from.
> (Mainboard directory is a svn cp of bimini_fam10.)
>rs780_htinit: HT1 mode
It looks it had problems getting the HT frequency from the CPU. Both
sides have to agree on what is capable. You may need to look at the
CPU HT code for a hint on why it reports what it does to the SB.
More information about the coreboot