[coreboot] about Intel calpella board(I3+QM57)

[zxy__1127]

Thanks for your info,I'll try to use SerialICE.


2011-02-28 



zxy__1127 



发件人： Peter Stuge 
发送时间： 2011-02-28  10:45:40 
收件人： coreboot at coreboot.org 
抄送： 
主题： Re: [coreboot] about Intel calpella board(I3+QM57) 
 
Hello,

zxy__1127 wrote:
> I have worked on this board two weeks,now it can print from serial
> port,

This is a very important first step! Good news.


> and stop at ddr3 initialling in file romstage.c.
> I found it difficult to deal with it.

I can understand that. Memory initialization is the most complex task
in coreboot, and require many details to be exactly right, including
e.g. the sequence of steps and timing between steps.


> Is there anyone working on it?

My guess is no.


However, since you have the serial port working, you could try to use
SerialICE (see http://serialice.org/ ) to get a better understanding
of the operations done by the factory BIOS. This can help to create
the code needed in coreboot to bring up a board.


//Peter

-- 
coreboot mailing list: coreboot at coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20110228/5d77a341/attachment.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 14.gif
Type: image/gif
Size: 1662 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20110228/5d77a341/attachment.gif>