[coreboot] [commit] r6425 - in trunk/src/mainboard: asus/m2v gigabyte/ma78gm roda/rk886ex
repository service
svn at coreboot.org
Tue Mar 1 23:02:38 CET 2011
Author: svens
Date: Tue Mar 1 23:02:37 2011
New Revision: 6425
URL: https://tracker.coreboot.org/trac/coreboot/changeset/6425
Log:
Fix some subsystemid statements in r6421
Signed-off-by: Sylvain "ythier" Hitier <sylvain.hitier at gmail.com>
Acked-by: Sven Schnelle <svens at stackframe.org>
Modified:
trunk/src/mainboard/asus/m2v/devicetree.cb
trunk/src/mainboard/gigabyte/ma78gm/devicetree.cb
trunk/src/mainboard/roda/rk886ex/devicetree.cb
Modified: trunk/src/mainboard/asus/m2v/devicetree.cb
==============================================================================
--- trunk/src/mainboard/asus/m2v/devicetree.cb Tue Mar 1 22:57:11 2011 (r6424)
+++ trunk/src/mainboard/asus/m2v/devicetree.cb Tue Mar 1 23:02:37 2011 (r6425)
@@ -5,7 +5,7 @@
end
end
device pci_domain 0 on # PCI domain
- subsystemid 0x143 0 inherit
+ subsystemid 0x1043 0 inherit
chip northbridge/amd/amdk8 # mc0
device pci 18.0 on # Northbridge
# Devices on link 0, link 0 == LDT 0
Modified: trunk/src/mainboard/gigabyte/ma78gm/devicetree.cb
==============================================================================
--- trunk/src/mainboard/gigabyte/ma78gm/devicetree.cb Tue Mar 1 22:57:11 2011 (r6424)
+++ trunk/src/mainboard/gigabyte/ma78gm/devicetree.cb Tue Mar 1 23:02:37 2011 (r6425)
@@ -6,7 +6,7 @@
end
end
device pci_domain 0 on
- subsystemid 0x3060 0x1022 inherit
+ subsystemid 0x1022 0x3060 inherit
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
chip southbridge/amd/rs780
Modified: trunk/src/mainboard/roda/rk886ex/devicetree.cb
==============================================================================
--- trunk/src/mainboard/roda/rk886ex/devicetree.cb Tue Mar 1 22:57:11 2011 (r6424)
+++ trunk/src/mainboard/roda/rk886ex/devicetree.cb Tue Mar 1 23:02:37 2011 (r6425)
@@ -28,7 +28,7 @@
end
device pci_domain 0 on
- subsystemid 0x4352 0x0686 inherit
+ subsystemid 0x4352 0x6886 inherit
device pci 00.0 on end # host bridge
# auto detection:
#device pci 01.0 off end # i945 PCIe root port
More information about the coreboot
mailing list