[coreboot] [commit] r6579 - in trunk/src: include/device southbridge/amd/cimx_wrapper/sb800

repository service svn at coreboot.org
Sun May 15 23:38:08 CEST 2011


Author: mjones
Date: Sun May 15 23:38:08 2011
New Revision: 6579
URL: https://tracker.coreboot.org/trac/coreboot/changeset/6579

Log:
Enable AHCI mode and hide IDE controller to reduce boot time.
Note: enable AHCI in seabios and apply seabios patch:
http://www.mail-archive.com/seabios@seabios.org/msg00437.html

Signed-off-by: Scott Duplichan <scott at notabs.org>
Acked-by: Marc Jones <marcj303 at gmail.com>

Modified:
   trunk/src/include/device/pci_ids.h
   trunk/src/southbridge/amd/cimx_wrapper/sb800/cfg.c
   trunk/src/southbridge/amd/cimx_wrapper/sb800/cfg.h
   trunk/src/southbridge/amd/cimx_wrapper/sb800/late.c

Modified: trunk/src/include/device/pci_ids.h
==============================================================================
--- trunk/src/include/device/pci_ids.h	Sun May 15 23:26:04 2011	(r6578)
+++ trunk/src/include/device/pci_ids.h	Sun May 15 23:38:08 2011	(r6579)
@@ -314,6 +314,7 @@
 
 #define PCI_DEVICE_ID_ATI_SB800_LPC             0x439D
 #define PCI_DEVICE_ID_ATI_SB800_SATA            0x4390
+#define PCI_DEVICE_ID_ATI_SB800_SATA_AHCI       0x4391
 #define PCI_DEVICE_ID_ATI_SB800_IDE             0x439C
 #define PCI_DEVICE_ID_ATI_SB800_HDA             0x4383
 #define PCI_DEVICE_ID_ATI_SB800_PCI             0x4384

Modified: trunk/src/southbridge/amd/cimx_wrapper/sb800/cfg.c
==============================================================================
--- trunk/src/southbridge/amd/cimx_wrapper/sb800/cfg.c	Sun May 15 23:26:04 2011	(r6578)
+++ trunk/src/southbridge/amd/cimx_wrapper/sb800/cfg.c	Sun May 15 23:38:08 2011	(r6579)
@@ -83,7 +83,7 @@
   	sb_config->SATAMODE.SataMode.SataController = SATA_CONTROLLER;
 	sb_config->SATAMODE.SataMode.SataIdeCombMdPriSecOpt = 0; //0 -IDE as primary, 1 -IDE as secondary.
 								//TODO: set to secondary not take effect.
-	sb_config->SATAMODE.SataMode.SataIdeCombinedMode = 0; //IDE controlor exposed and combined mode enabled
+	sb_config->SATAMODE.SataMode.SataIdeCombinedMode = 1; //IDE controllor is hidden
 	sb_config->SATAMODE.SataMode.SATARefClkSel = SATA_CLOCK_SOURCE;
 
   	/* Azalia HDA */

Modified: trunk/src/southbridge/amd/cimx_wrapper/sb800/cfg.h
==============================================================================
--- trunk/src/southbridge/amd/cimx_wrapper/sb800/cfg.h	Sun May 15 23:26:04 2011	(r6578)
+++ trunk/src/southbridge/amd/cimx_wrapper/sb800/cfg.h	Sun May 15 23:38:08 2011	(r6579)
@@ -109,7 +109,7 @@
  *   NOTE: DO NOT ALLOW SATA & IDE use same mode
  */
 #ifndef SATA_MODE
-  #define SATA_MODE			NATIVE_IDE_MODE
+  #define SATA_MODE			AHCI_MODE
 #endif
 
 /**

Modified: trunk/src/southbridge/amd/cimx_wrapper/sb800/late.c
==============================================================================
--- trunk/src/southbridge/amd/cimx_wrapper/sb800/late.c	Sun May 15 23:26:04 2011	(r6578)
+++ trunk/src/southbridge/amd/cimx_wrapper/sb800/late.c	Sun May 15 23:38:08 2011	(r6579)
@@ -138,10 +138,9 @@
 static const struct pci_driver sata_driver __pci_driver = {
 	.ops = &sata_ops,
 	.vendor = PCI_VENDOR_ID_ATI,
-	.device = PCI_DEVICE_ID_ATI_SB800_SATA, //SATA IDE Mode 4390
+	.device = PCI_DEVICE_ID_ATI_SB800_SATA_AHCI,
 };
 
-
 #if CONFIG_USBDEBUG
 static void usb_set_resources(struct device *dev)
 {




More information about the coreboot mailing list