[coreboot] Patch set updated for coreboot: 365b40e configure VT8237R ROM decode according to CONFIG_ROM_SIZE

Florian Zumbiehl gerrit at coreboot.org
Wed Nov 2 09:58:31 CET 2011

Florian Zumbiehl just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/375


commit 365b40e2392e3f0bbc57297daf5daa79c3b5d223
Author: Florian Zumbiehl <florz at florz.de>
Date:   Tue Nov 1 20:18:27 2011 +0100

    configure VT8237R ROM decode according to CONFIG_ROM_SIZE
    Change-Id: I217813f42a52f759bf1010f4c5af62f3c6e5ec6b
    Signed-off-by: Florian Zumbiehl <florz at florz.de>
 src/southbridge/via/vt8237r/lpc.c |    5 ++++-
 1 files changed, 4 insertions(+), 1 deletions(-)

diff --git a/src/southbridge/via/vt8237r/lpc.c b/src/southbridge/via/vt8237r/lpc.c
index b1e1afe..4b3064a 100644
--- a/src/southbridge/via/vt8237r/lpc.c
+++ b/src/southbridge/via/vt8237r/lpc.c
@@ -447,7 +447,10 @@ static void vt8237_common_init(struct device *dev)
 	 *   0 FFC00000h-FFC7FFFFh
 	 * So 0x7f here sets ROM decode to FFC00000-FFFFFFFF or 4Mbyte.
-	pci_write_config8(dev, 0x41, 0x7f);
+#if CONFIG_ROM_SIZE > 0x400000
+#error ROMs larger than 4MB are not supported by VT8237
+	pci_write_config8(dev, 0x41, (~(0xff>>((CONFIG_ROM_SIZE+(512*1024-1))/(512*1024))))&0x7f);

More information about the coreboot mailing list