No subject
Sun Dec 9 17:34:17 CET 2012
having up to 8 nodes, and each nodes supports 1,2,3,4,5, or 6 cores.=20
Thus I am proposing to update the Options.lb as below:
Index: src/mainboard/amd/serengeti_cheetah_fam10/Options.lb
=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=
=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=
=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
--- src/mainboard/amd/serengeti_cheetah_fam10/Options.lb
(revision 4267)
+++ src/mainboard/amd/serengeti_cheetah_fam10/Options.lb (working
copy)
@@ -184,11 +187,10 @@
=20
##
## Build code for SMP support
-## Only worry about 2 micro processors
##
default CONFIG_SMP=3D1
-default CONFIG_MAX_PHYSICAL_CPUS=3D2
-default CONFIG_MAX_CPUS=3D4 * CONFIG_MAX_PHYSICAL_CPUS
+default CONFIG_MAX_PHYSICAL_CPUS=3D8
+default CONFIG_MAX_CPUS=3D6 * CONFIG_MAX_PHYSICAL_CPUS
default CONFIG_LOGICAL_CPUS=3D1
I need this for my Simulation platform to POST as many core as possible.
With this setup, I did quick test on POSTing lower count nodes, i.e.: 1
node and 2 nodes platform OK.
Signed-off-by: Vincent Lim <vincent.lim at amd.com>
Best Regards,
Vincent Lim
SimNow Team
Performance CoE
Central Engineering
T 512.602.1618
F 512.602.7745
------_=_NextPart_001_01C9D4DB.3AF5B0D9
Content-Type: application/octet-stream; name="Options.patch"
Content-Transfer-Encoding: base64
Content-Description: Options.patch
Content-Disposition: attachment; filename="Options.patch"
djJbIDU3NiBdIC0tPiBzdm4gZGlmZgpJbmRleDogc3JjL21haW5ib2FyZC9hbWQvc2VyZW5nZXRp
X2NoZWV0YWhfZmFtMTAvT3B0aW9ucy5sYgo9PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09
PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09Ci0tLSBzcmMvbWFpbmJvYXJkL2Ft
ZC9zZXJlbmdldGlfY2hlZXRhaF9mYW0xMC9PcHRpb25zLmxiICAgICAgICAocmV2aXNpb24gNDI2
NykKKysrIHNyYy9tYWluYm9hcmQvYW1kL3NlcmVuZ2V0aV9jaGVldGFoX2ZhbTEwL09wdGlvbnMu
bGIgICAgICAgICh3b3JraW5nIGNvcHkpCiBAQCAtMTg0LDExICsxODcsMTAgQEAKICAKICMjCiAj
IyBCdWlsZCBjb2RlIGZvciBTTVAgc3VwcG9ydAotIyMgT25seSB3b3JyeSBhYm91dCAyIG1pY3Jv
IHByb2Nlc3NvcnMKICMjCiBkZWZhdWx0IENPTkZJR19TTVA9MQotZGVmYXVsdCBDT05GSUdfTUFY
X1BIWVNJQ0FMX0NQVVM9MgotZGVmYXVsdCBDT05GSUdfTUFYX0NQVVM9NCAqIENPTkZJR19NQVhf
UEhZU0lDQUxfQ1BVUworZGVmYXVsdCBDT05GSUdfTUFYX1BIWVNJQ0FMX0NQVVM9OAorZGVmYXVs
dCBDT05GSUdfTUFYX0NQVVM9NiAqIENPTkZJR19NQVhfUEhZU0lDQUxfQ1BVUwogZGVmYXVsdCBD
T05GSUdfTE9HSUNBTF9DUFVTPTEKCg==
------_=_NextPart_001_01C9D4DB.3AF5B0D9--
More information about the coreboot
mailing list