[coreboot] tiny bootblock problem
njacobs8 at adsltotaal.nl
Fri Jan 6 23:53:26 CET 2012
Patrick Georgi wrote:
>> Correct me if i'm wrong but Geode GX2/LX doesn't have MTRRs.
>> Cache is setup via MSR registers.
>MTRR is usually configured via MSR (0x200 to 0x210, specifically). Not
>sure if Geode does it the same way, but MSR doesn't mean "no MTRR".
See attachment for part of page 494 of the GX2 databook.:)
Philip Prindeville wrote:
>Caching is bits 30:29 of CR0.
There are actually a lot more MSR registers for defining cache regions.
-------------- next part --------------
A non-text attachment was scrubbed...
Size: 7551 bytes
Desc: not available
More information about the coreboot