[coreboot] On loongson CPU or MIPS ARCH

Vladimir 'φ-coder/phcoder' Serbinenko phcoder at gmail.com
Mon Apr 29 11:19:55 CEST 2013

> Loongson platform be designed mostly like a PC, it also control PCI

> devices.

It has just one PCI bus with all devices fixed. That hardly requires the
whole complexity of coreboot.

>> because of the payload
>> concept, where coreboot only initializes only the minimum of the
>> hardware and a payload, like SeaBIOS, FILO and GRUB, can take over.
> I'm not quite clear about code flow between bootblock and payload
> for now, so, is there some document about it?
> or can you give some hints for code flow?

It's simple: coreboot does hardware init, bringing devices to usable
state. Payload does everything else.

-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 294 bytes
Desc: OpenPGP digital signature
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20130429/3dba47e4/attachment.sig>

More information about the coreboot mailing list