[coreboot] On loongson CPU or MIPS ARCH
Denis 'GNUtoo' Carikli
GNUtoo at no-log.org
Mon Apr 29 23:25:23 CEST 2013
On Mon, 29 Apr 2013 12:40:18 -0700
David Hendricks <dhendrix at google.com> wrote:
> For romstage,
> we use a technique called "cache-as-RAM" to exploit the processor
> cache (or embedded SRAM, if available) as a temporary location to set
> up a stack and run C code.
Vladimir pointed to me(on IRC) that romcc is not ported to MIPS yet.
More information about the coreboot