[coreboot] Trouble with coreboot for Roda RK9 (SOLVED)

Nico Huber nico.huber at secunet.com
Fri Feb 14 14:37:15 CET 2014


Hello Dmitry,

> I solved the problem with GP1-GP4 registers. It is needen to change
> the mask for decosding the port  0x600 on LPC.
> pci_write_config32(LPC_DEV, D31F0_GEN1_DEC, 0x001f0601);
I'm not sure how changing the mask helps. Please provide a patch, so
I can better understand what you are doing.

Current code sets this to 0x000c0601, bits 16, 17 are reserved and bit
20 should IIRC only help with addresses from 0x610 to 0x61f.

Nico

-- 
M. Sc. Nico Huber
Berater, SINA-Softwareentwicklung
Public Sector
secunet Security Networks AG

Tel.: +49-201-5454-3635, Fax: +49-201-5454-1325
E-Mail: nico.huber at secunet.com
Mergenthalerallee 77, 65760 Eschborn, Deutschland
www.secunet.com
______________________________________________________________________

Sitz: Kronprinzenstraße 30, 45128 Essen, Deutschland
Amtsgericht Essen HRB 13615
Vorstand: Dr. Rainer Baumgart (Vors.), Willem Bulthuis, Thomas Pleines 
Aufsichtsratsvorsitzender: Dr. Peter Zattler
______________________________________________________________________



More information about the coreboot mailing list