<span class="Apple-style-span" style="font-family: Simsun; font-size: 16px; "><div style="margin-top: 8px; margin-right: 8px; margin-bottom: 8px; margin-left: 8px; font: normal normal normal small/normal arial; ">A post last year <a href="http://www.coreboot.org/pipermail/coreboot/2006-February/013526.html">http://www.coreboot.org/pipermail/coreboot/2006-February/013526.html</a> stated only the vga bios extracted from EPIA M BIOS 1.13 can work properly with coreboot. And I have downloaded this version and luckily, it works. The LCD panel lighted up.<div>
But I have set</div><div> CONFIG_CONSOLE_VGA=1<br><div><div><div>Why isn't there a text being displayed on my LCD? Is there any code need to be modified?</div></div></div></div></div></span><br><div class="gmail_quote">
2009/1/22 Corey Osgood <span dir="ltr"><<a href="mailto:corey.osgood@gmail.com">corey.osgood@gmail.com</a>></span><br><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex;">
<div class="Ih2E3d">On Wed, Jan 21, 2009 at 10:40 PM, Yunchuan Qin <span dir="ltr"><<a href="mailto:qinyunchuan@foundstech.com" target="_blank">qinyunchuan@foundstech.com</a>></span> wrote:<br></div><div class="gmail_quote">
<div class="Ih2E3d"><blockquote class="gmail_quote" style="border-left:1px solid rgb(204, 204, 204);margin:0pt 0pt 0pt 0.8ex;padding-left:1ex">
Hi, all
<div> I have compiled coreboot+adlo for my EPIA-ML mainboard following the instruction on WIKI.</div><div> All things works well except that there is display on VGA port.</div><div> I have extract a vga bios from via bios and the information from serial port as following:</div>
</blockquote></div><div><br>How large is your flash chip? epia-m's vm86 in v2 is hardcoded to 256k. Could you use the unichrome drivers instead (<a href="http://unichrome.sf.net" target="_blank">unichrome.sf.net</a>)? Those don't require a vga BIOS at all afaik.<br>
<br>-Corey<br><br> </div><blockquote class="gmail_quote" style="border-left:1px solid rgb(204, 204, 204);margin:0pt 0pt 0pt 0.8ex;padding-left:1ex"><div><div></div><div class="Wj3C7c"><div></div>
<div><br></div><div><div> Enabling mainboard devices</div><div> Enabling shadow ram</div><div>vt8623 init starting</div><div>Detecting Memory</div><div>Number of Banks 04</div><div>Number of Rows 0d</div><div>Priamry DRAM width08</div>
<div>No Columns 0a</div><div>MA type e0</div><div>Bank 0 (*16 Mb) 10</div><div>No Physical Banks 01</div><div>Total Memory (*16 Mb) 10</div><div>CAS Supported 2.5 </div><div>Cycle time at CL X (nS)50</div><div>Cycle time at CL X-0.5 (nS)00</div>
<div>Cycle time at CL X-1 (nS)00</div><div>Starting at CAS 2.5</div><div>tRP 3c</div><div>tRCD 3c</div><div>tRAS 28</div><div>Low Bond 00 High Bondda Setting DQS delay91vt8623 done</div><div>00:06 11 23 31 06 00 30 22 00 00 00 06 00 00 00 00 </div>
<div>10:08 00 00 d0 00 00 00 00 00 00 00 00 00 00 00 00 </div><div>20:00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 </div><div>30:00 00 00 00 a0 00 00 00 00 00 00 00 00 00 00 00 </div><div>40:00 18 88 80 82 44 00 00 18 99 88 80 82 44 00 00 </div>
<div>50:c8 de cf 88 e0 07 00 00 e0 00 10 10 10 10 00 00 </div><div>60:02 ff 00 30 62 32 01 20 42 2d 43 58 00 44 00 00 </div><div>70:82 48 00 01 01 08 50 00 01 00 00 00 00 00 00 00 </div><div>80:0f 60 00 00 80 00 00 00 02 00 00 00 00 00 00 00 </div>
<div>90:00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 </div><div>a0:02 c0 20 00 07 02 00 1f 04 00 00 00 2f 02 04 00 </div><div>b0:00 00 00 00 80 00 00 00 48 00 00 04 00 00 00 00 </div><div>c0:01 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 </div>
<div>d0:00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 </div><div>e0:00 dd 00 00 00 00 01 00 40 00 00 00 00 00 00 00 </div><div>f0:00 00 00 00 00 00 12 13 00 00 00 00 00 00 00 00 </div><div>AGP</div><div> Doing MTRR init.</div>
<div>Uncompressing coreboot to RAM.</div><div>Jumping to coreboot.</div><div>coreboot-2.0.0.0-Normal Thu Jan 22 11:03:19 HKT 2009 booting...</div><div>clocks_per_usec: 1721</div><div>Enumerating buses...</div><div>APIC_CLUSTER: 0 enabled</div>
<div>Finding PCI configuration type.</div><div>PCI: Using configuration type 1</div><div>PCI_DOMAIN: 0000 enabled</div><div>PCI: pci_scan_bus for bus 00</div><div>PCI: 00:00.0 [1106/3123] enabled</div><div>PCI: 00:01.0 [1106/b091] enabled</div>
<div>Disabling static device: PCI: 00:0a.0</div><div>Disabling static device: PCI: 00:0a.1</div><div>In vt8235_enable 1106 3038.</div><div>PCI: 00:10.0 [1106/3038] enabled</div><div>In vt8235_enable 1106 3038.</div><div>
PCI: 00:10.1 [1106/3038] enabled</div>
<div>In vt8235_enable 1106 3038.</div><div>PCI: 00:10.2 [1106/3038] enabled</div><div>In vt8235_enable ffff ffff.</div><div>Disabling static device: PCI: 00:10.3</div><div>In vt8235_enable 1106 3177.</div><div>Initialising Devices</div>
<div>Keyboard init...</div><div>Keyboard selftest failed ACK: 0xfe</div><div>PCI: 00:11.0 [1106/3177] enabled</div><div>In vt8235_enable 1106 0571.</div><div>PCI: 00:11.1 [1106/0571] enabled</div><div>In vt8235_enable 1106 3059.</div>
<div>PCI: 00:11.5 [1106/3059] enabled</div><div>In vt8235_enable 1106 3068.</div><div>PCI: 00:11.6 [1106/3068] disabled</div><div>In vt8235_enable 1106 3065.</div><div>PCI: 00:12.0 [1106/3065] enabled</div><div>PCI: pci_scan_bus for bus 01</div>
<div>PCI: 01:00.0 [1106/3122] enabled</div><div>PCI: pci_scan_bus returning with max=001</div><div>vt1211 enabling PNP devices.</div><div>PNP: 002e.0 enabled</div><div>vt1211 enabling PNP devices.</div><div>PNP: 002e.1 enabled</div>
<div>vt1211 enabling PNP devices.</div><div>PNP: 002e.2 enabled</div><div>vt1211 enabling PNP devices.</div><div>PNP: 002e.3 enabled</div><div>vt1211 enabling PNP devices.</div><div>PNP: 002e.b enabled</div><div>PCI: pci_scan_bus returning with max=001</div>
<div>done</div><div>Allocating resources...</div><div>Reading resources...</div><div>Done reading resources.</div><div>Setting resources...</div><div>I would set ram size to 0x40000 Kbytes</div><div>PCI: 00:10.0 20 <- [0x0000001800 - 0x000000181f] size 0x00000020 gran 0x05 io</div>
<div>PCI: 00:10.1 20 <- [0x0000001820 - 0x000000183f] size 0x00000020 gran 0x05 io</div><div>PCI: 00:10.2 20 <- [0x0000001840 - 0x000000185f] size 0x00000020 gran 0x05 io</div><div>PNP: 002e.0 60 <- [0x00000003f0 - 0x00000003f7] size 0x00000008 gran 0x03 io</div>
<div>PNP: 002e.0 70 <- [0x0000000006 - 0x0000000006] size 0x00000001 gran 0x00 irq</div><div>PNP: 002e.0 74 <- [0x0000000002 - 0x0000000002] size 0x00000001 gran 0x00 drq</div><div>PNP: 002e.1 60 <- [0x0000000378 - 0x000000037f] size 0x00000008 gran 0x03 io</div>
<div>PNP: 002e.1 70 <- [0x0000000007 - 0x0000000007] size 0x00000001 gran 0x00 irq</div><div>PNP: 002e.1 74 <- [0x0000000003 - 0x0000000003] size 0x00000001 gran 0x00 drq</div><div>PNP: 002e.2 60 <- [0x00000003f8 - 0x00000003ff] size 0x00000008 gran 0x03 io</div>
<div>PNP: 002e.2 70 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 irq</div><div>PNP: 002e.3 60 <- [0x00000002f8 - 0x00000002ff] size 0x00000008 gran 0x03 io</div><div>PNP: 002e.3 70 <- [0x0000000003 - 0x0000000003] size 0x00000001 gran 0x00 irq</div>
<div>PNP: 002e.b 60 <- [0x000000ec00 - 0x000000ecff] size 0x00000100 gran 0x08 io</div><div>PCI: 00:11.1 20 <- [0x0000001860 - 0x000000186f] size 0x00000010 gran 0x04 io</div><div>PCI: 00:11.5 10 <- [0x0000001000 - 0x00000010ff] size 0x00000100 gran 0x08 io</div>
<div>PCI: 00:12.0 10 <- [0x0000001400 - 0x00000014ff] size 0x00000100 gran 0x08 io</div><div>PCI: 00:12.0 14 <- [0x00febff000 - 0x00febff0ff] size 0x00000100 gran 0x08 mem</div><div>Done setting resources.</div><div>
Done allocating resources.</div><div>Enabling resources...</div><div>PCI: 00:00.0 cmd <- 06</div><div>PCI: 00:01.0 bridge ctrl <- 000f</div><div>PCI: 00:01.0 cmd <- 07</div><div>PCI: 01:00.0 cmd <- 00</div><div>
PCI: 00:10.0 subsystem <- 00/00</div><div>PCI: 00:10.0 cmd <- 01</div><div>PCI: 00:10.1 subsystem <- 00/00</div><div>PCI: 00:10.1 cmd <- 01</div><div>PCI: 00:10.2 subsystem <- 00/00</div><div>PCI: 00:10.2 cmd <- 01</div>
<div>PCI: 00:11.0 cmd <- 07</div><div>PNP: 002e.0 - enabling</div><div>PNP: 002e.1 - enabling</div><div>PNP: 002e.2 - enabling</div><div>PNP: 002e.3 - enabling</div><div>PNP: 002e.b - enabling</div><div>PCI: 00:11.1 cmd <- 81</div>
<div>PCI: 00:11.5 subsystem <- 00/00</div><div>PCI: 00:11.5 cmd <- 01</div><div>PCI: 00:12.0 cmd <- 83</div><div>done.</div><div>Initializing devices...</div><div>Root Device init</div><div>APIC_CLUSTER: 0 init</div>
<div>Initializing CPU #0</div><div>CPU: vendor Centaur device 698</div><div>CPU: family 06, model 09, stepping 08</div><div>WARNING: Using generic cpu ops</div><div>Enabling cache</div><div><br></div><div>Setting fixed MTRRs(0-88) Type: UC</div>
<div>Setting fixed MTRRs(0-16) Type: WB</div><div>Setting fixed MTRRs(24-88) Type: WB</div><div>DONE fixed MTRRs</div><div>Setting variable MTRR 0, base: 0MB, range: 128MB, type WB</div><div>Setting variable MTRR 1, base: 128MB, range: 64MB, type WB</div>
<div>Setting variable MTRR 2, base: 192MB, range: 32MB, type WB</div><div>DONE variable MTRRs</div><div>Clear out the extra MTRR's</div><div><br></div><div>MTRR check</div><div>Fixed MTRRs : Enabled</div><div>Variable MTRRs: Enabled</div>
<div><br></div><div>Disabling local apic...done.</div><div>CPU #0 Initialized</div><div>PCI: 00:10.0 init</div><div>PCI: 00:10.1 init</div><div>PCI: 00:10.2 init</div><div>PCI: 00:11.0 init</div><div>vt8235 init</div><div>
RTC Init</div><div>Invalid CMOS LB checksum</div><div>pci_routing_fixup: dev is 000124b8</div><div>setting firewire</div><div>setting usb</div><div>Assigning IRQ 5 to 0:10.0</div><div> Readback = 5</div><div>Assigning IRQ 9 to 0:10.1</div>
<div> Readback = 9</div><div>Assigning IRQ 9 to 0:10.2</div><div> Readback = 9</div><div>Assigning IRQ 5 to 0:10.3</div><div> Readback = 5</div><div>setting vt8235</div><div>Assigning IRQ 5 to 0:11.1</div><div> Readback = 5</div>
<div>Assigning IRQ 9 to 0:11.5</div><div> Readback = 9</div><div>Assigning IRQ 9 to 0:11.6</div><div> Readback = 9</div><div>setting ethernet</div><div>Assigning IRQ 5 to 0:12.0</div><div> Readback = 5</div><div>setting vga</div>
<div>Assigning IRQ 5 to 1:0.0</div><div> Readback = 5</div><div>setting pci slot</div><div>setting cardbus slot</div><div>setting riser slot</div><div>PNP: 002e.0 init</div><div>PNP: 002e.1 init</div><div>PNP: 002e.2 init</div>
<div>PNP: 002e.3 init</div><div>PNP: 002e.b init</div><div>PCI: 00:11.1 init</div><div>Enabling VIA IDE.</div><div>ide_init: enabling compatibility IDE addresses</div><div>enables in reg 0x42 0x9</div><div>enables in reg 0x42 read back as 0x9</div>
<div>enables in reg 0x40 0x18</div><div>enables in reg 0x40 read back as 0x1b</div><div>enables in reg 0x9 0x8a</div><div>enables in reg 0x9 read back as 0x8a</div><div>command in reg 0x4 0x81</div><div>command in reg 0x4 reads back as 0x7</div>
<div>PCI: 00:11.5 init</div><div>PCI: 00:12.0 init</div><div>Configuring VIA Rhine LAN</div><div>PCI: 00:00.0 init</div><div>VT8623 random fixup ...</div><div>Frame buffer at d0000000</div><div>PCI: 00:01.0 init</div><div>
VT8623 AGP random fixup ...</div><div>PCI: 01:00.0 init</div><div>VGA random fixup ...</div><div>INSTALL REAL-MODE IDT</div><div>DO THE VGA BIOS</div><div>found VGA: vid=1106, did=3122</div><div>rom base, size: fffc0000</div>
<div>write_protect_vgabios</div><div>bus/devfn = 0x100</div><div>biosint: INT# 0xd</div><div>biosint: eax 0x5f01 ebx 0x1c898 ecx 0x1bf8c edx 0x1c898</div><div>biosint: ebp 0x1bf54 esp 0xfdc edi 0x10088 esi 0x1c898</div><div>
biosint: ip 0xffff cs 0xf000 flags 0x2</div><div>biosint: Oops, exception 13</div><div>Stack contents: 0xffff 0xf000 0x0002 0x0088 0xc898 0xbf54 0x0ff2 0xc898 0xc898 0xbf8c 0x5f00 0x6aac 0xc000 0x0046 0xbf8c 0x89c9 0xcc44 0x0000 </div>
<div>biosint: Bailing out</div><div>biosint: INT# 0x10</div><div>biosint: eax 0x4f14 ebx 0x18003 ecx 0x1 edx 0x0</div><div>biosint: ebp 0x1bf8c esp 0xffa edi 0x10000 esi 0x1c898</div><div>biosint: ip 0xc541 cs 0x0 flags 0x46</div>
<div>BIOSINT: Unsupport int #0x10</div><div>Devices initialized</div><div>Copying IRQ routing tables to 0xf0000...done.</div><div>Verifing copy of IRQ routing tables at 0xf0000...done</div><div>Checking IRQ routing table consistency...</div>
<div>check_pirq_routing_table() - irq_routing_table located at: 0x000f0000</div><div>done.</div><div>ACPI: Writing ACPI tables at f0400...</div><div>ACPI: * FACS</div><div>ACPI: * DSDT @ 000f04a8 Length 3f0</div>
<div>
ACPI: * FADT</div><div>ACPI: added table 1/8 Length now 40</div><div>ACPI: done.</div><div>Moving GDT to 0x500...ok</div><div>Multiboot Information structure has been written.</div><div>Adjust low_table_end from 0x00000530 to 0x00001000 </div>
<div>Adjust rom_table_end from 0x000f0cd0 to 0x00100000 </div><div>Wrote coreboot table at: 00000530 - 00000c18 checksum be6d</div><div><br></div><div>elfboot: Attempting to load payload.</div><div>rom_stream: 0xfffd0000 - 0xfffeffff</div>
<div>Uncompressing to RAM 0x01000000 olen = 0x00010500 done.</div><div>Found ELF candidate at offset 0 </div><div>header_offset is 0</div><div>Try to load at offset 0x0</div><div>New segment addr 0x7c00 size 0x10400 offset 0x100 filesize 0x10400</div>
<div>(cleaned up) New segment addr 0x7c00 size 0x10400 offset 0x100 filesize 0x10400</div><div>Loading Segment: addr: 0x000000000dfcbc00 memsz: 0x0000000000010400 filesz: 0x0000000000010400</div><div>Jumping to boot code at 0x7c00</div>
<div>$Revision: 1.163 $ $Date: 2006/07/07 16:10:37 $</div><div>Bochs BIOS - build: 06/23/99</div><div>$Revision: 1.163 $ $Date: 2006/07/07 16:10:37 $</div><div>Options: </div></div>
<br></div></div>--<br>
coreboot mailing list: <a href="mailto:coreboot@coreboot.org" target="_blank">coreboot@coreboot.org</a><br>
<a href="http://www.coreboot.org/mailman/listinfo/coreboot" target="_blank">http://www.coreboot.org/mailman/listinfo/coreboot</a><br></blockquote></div></blockquote></div><br><br>