<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta content="text/html;charset=ISO-8859-1" http-equiv="Content-Type">
<title></title>
</head>
<body bgcolor="#ffffff" text="#000000">
Kevin O'Connor wrote:
<blockquote cite="mid:20090307041604.GA8232@morn.localdomain"
type="cite">
<pre wrap="">On Fri, Mar 06, 2009 at 05:18:15PM -0800, Joe Julian wrote:
</pre>
<blockquote type="cite">
<pre wrap="">I find this patch
<a class="moz-txt-link-freetext" href="http://www.coreboot.org/pipermail/coreboot/2009-February/045068.html">http://www.coreboot.org/pipermail/coreboot/2009-February/045068.html</a>
</pre>
</blockquote>
<pre wrap=""><!---->
Yes. You need to apply that patch. (Please confirm your machine has
at least 1GiB of memory.)
The next thing you need to do is setup your SeaBIOS src/config.h. It
should have CONFIG_COREBOOT set, CONFIG_DEBUG_SERIAL set,
CONFIG_OPTIONROMS_DEPLOYED unset, and OPTIONROM_BDF/MEM_* set. I
think you've already done this.
Then, one compiles the above, and flashes the chip.
If you're not seeing the correct output, something must be wrong.
You'll need to capture the serial output and send the log. With the
log, we'll be able to figure out what went wrong.
</pre>
</blockquote>
<br>
Thanks for your help. I can't directly apply that patch because it's
been superseded by this one<br>
<a class="moz-txt-link-freetext" href="http://tracker.coreboot.org/trac/coreboot/changeset/3960">http://tracker.coreboot.org/trac/coreboot/changeset/3960</a><br>
which works for me so far, with the following changes. There's a little
bit of workaround there, as I don't know how to patch the
HAVE_HIGH_TABLES into src/northbridge/amd/amdfam10/northbridge.c<br>
<br>
Here's a link to my log:<br>
<a class="moz-txt-link-freetext" href="http://www.privatepaste.com/04ilD2DoPH">http://www.privatepaste.com/04ilD2DoPH</a><br>
<br>
And yes, the machine has more than 1Gb. It has 8.<br>
<br>
<br>
--- src/arch/i386/boot/tables.c (revision 3981)<br>
+++ src/arch/i386/boot/tables.c (working copy)<br>
@@ -58,7 +58,7 @@<br>
}<br>
<br>
#if HAVE_HIGH_TABLES == 1<br>
-uint64_t high_tables_base = 0;<br>
+uint64_t high_tables_base = 0x3dff0000;<br>
uint64_t high_tables_size;<br>
#endif<br>
<br>
@@ -188,11 +187,12 @@<br>
rom_table_start, rom_table_end);<br>
#endif<br>
<br>
+#if 0<br>
/* The coreboot table must be in 0-4K or 960K-1M */<br>
write_coreboot_table(low_table_start, low_table_end,<br>
rom_table_start, rom_table_end);<br>
<br>
-#if 0 && HAVE_HIGH_TABLES == 1<br>
+#else // HAVE_HIGH_TABLES == 1<br>
/* This is currently broken and should be severely refactored.
Ideally<br>
* we only have a pointer to the coreboot table in the low
memory, so<br>
* anyone can find the real position.<br>
@@ -205,8 +205,8 @@<br>
* corrupted<br>
*/<br>
if (high_tables_base) {<br>
- write_coreboot_table(high_table_start, high_table_end,<br>
- high_table_start, high_table_end);<br>
+ write_coreboot_table(low_table_start, low_table_end,<br>
+ high_table_start, high_table_end);<br>
}<br>
#endif<br>
<br>
--- src/mainboard/tyan/s2912_fam10/mainboard.c (revision 3981)<br>
+++ src/mainboard/tyan/s2912_fam10/mainboard.c (working copy)<br>
@@ -24,6 +24,7 @@<br>
#include <device/pci.h><br>
#include <device/pci_ids.h><br>
#include <device/pci_ops.h><br>
+#include <boot/tables.h><br>
#include "chip.h"<br>
<br>
#if CONFIG_CHIP_NAME == 1<br>
@@ -31,3 +32,15 @@<br>
CHIP_NAME("Tyan S2912 Mainboard (Family 10)")<br>
};<br>
#endif<br>
+/* in arch/i386/boot/tables.c */<br>
+extern uint64_t high_tables_base, high_tables_size;<br>
+<br>
+int add_mainboard_resources(struct lb_memory *mem)<br>
+{<br>
+#if HAVE_HIGH_TABLES == 1<br>
+ printk_debug("Adding high table area\n");<br>
+ lb_add_memory_range(mem, LB_MEM_TABLE,<br>
+ high_tables_base, high_tables_size);<br>
+#endif<br>
+return 0;<br>
+}<br>
Index: src/mainboard/tyan/s2912_fam10/Options.lb<br>
===================================================================<br>
--- src/mainboard/tyan/s2912_fam10/Options.lb (revision 3981)<br>
+++ src/mainboard/tyan/s2912_fam10/Options.lb (working copy)<br>
@@ -22,6 +22,8 @@<br>
uses HAVE_MP_TABLE<br>
uses HAVE_PIRQ_TABLE<br>
uses HAVE_ACPI_TABLES<br>
+uses HAVE_MAINBOARD_RESOURCES<br>
+uses HAVE_HIGH_TABLES<br>
uses ACPI_SSDTX_NUM<br>
uses USE_FALLBACK_IMAGE<br>
uses USE_FAILOVER_IMAGE<br>
@@ -166,6 +168,8 @@<br>
<br>
## ACPI tables will be included<br>
default HAVE_ACPI_TABLES=0<br>
+default HAVE_MAINBOARD_RESOURCES=0<br>
+default HAVE_HIGH_TABLES=1<br>
## extra SSDT num<br>
default ACPI_SSDTX_NUM=31<br>
<br>
@@ -211,8 +215,8 @@<br>
#default HW_MEM_HOLE_SIZE_AUTO_INC=1<br>
<br>
#VGA Console<br>
-default CONFIG_CONSOLE_VGA=1<br>
-default CONFIG_PCI_ROM_RUN=1<br>
+default CONFIG_CONSOLE_VGA=0<br>
+default CONFIG_PCI_ROM_RUN=0<br>
<br>
#default CONFIG_USBDEBUG_DIRECT=1<br>
<br>
</body>
</html>