<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta content="text/html;charset=ISO-8859-1" http-equiv="Content-Type">
</head>
<body bgcolor="#ffffff" text="#000000">
Myles Watson escribió:
<blockquote
cite="mid:2831fecf0912181028w24a5e924uabedbece1fa0252d@mail.gmail.com"
type="cite"><br>
<br>
<div class="gmail_quote">On Fri, Dec 18, 2009 at 8:41 AM, Knut Kujat <span
dir="ltr"><<a moz-do-not-send="true" href="mailto:knuku@gap.upv.es">knuku@gap.upv.es</a>></span>
wrote:<br>
<blockquote class="gmail_quote"
style="border-left: 1px solid rgb(204, 204, 204); margin: 0pt 0pt 0pt 0.8ex; padding-left: 1ex;">
<div bgcolor="#ffffff" text="#000000">
<div>
<div class="h5">
<blockquote type="cite">
<div class="gmail_quote">
<div>Never mind about the memory corruption. PNP: 002e.3 has
some resources
that aren't "fixed", so the allocator is trying to allocate them. In
the SuperIO code where those resources are declared, set the flags to
match the other resources.<br>
</div>
</div>
</blockquote>
</div>
</div>
Problem solved I killed it :) means I disabled it in the device tree.
The H9DMR board has two serials and my board H8QME has only one. <br>
</div>
</blockquote>
<div>Great.<br>
<br>
</div>
<blockquote class="gmail_quote"
style="border-left: 1px solid rgb(204, 204, 204); margin: 0pt 0pt 0pt 0.8ex; padding-left: 1ex;">
<div bgcolor="#ffffff" text="#000000">Now, I've got till the MTRR
initialization and here is my reward:<br>
<br>
POST: 0x93<br>
Setting up local apic... apic_id: 0x0a done.<br>
POST: 0x9b<br>
CPU model: Quad-Core AMD Opteron(tm) Processor 8350<br>
siblings = 03, CPU #10 initialized<br>
All AP CPUs stopped<br>
PCI: 00:18.0 init<br>
PCI: 00:02.0 init<br>
Unexpected Exception: 6 @ 10:00207ff1 - Halting<br>
Code: 0 eflags: 00010046<br>
eax: 00000000 ebx: 00226358 ecx: 0021ea74 edx: 00000001<br>
edi: 0021ea74 esi: 00000001 ebp: 0023fff4 esp: 0023ff50<br>
POST: 0xff<br>
<br>
the strange thing is that it seems to work for like 11 other cores. And
this log is from my last try but before it always starts rebooting with
SOFT RESET after:<br>
</div>
</blockquote>
<div><br>
Somebody else will probably know how to help you better. The first
thing I would do is disable siblings (LOGICAL_PROCESSORS=0) and see if
you can get past it or not.<br>
<br>
Thanks,<br>
Myles<br>
</div>
</div>
<br>
</blockquote>
Hello,<br>
<br>
I now getting this:<br>
Setting fixed MTRRs(0-88) type: UC<br>
After Startup.<br>
Initializing CPU #0<br>
DONE fixed MTRRs<br>
C<br>
<br>
<br>
INIT detected from --- { APICID = 00 NODEID = 00 COREID = 00} ---<br>
<br>
Issuing SOFT_RESET...<br>
<br>
<br>
coreboot-2.0.0-r_Fallback lun dic 21 11:02:38 CET 2009 starting...<br>
<br>
BSP Family_Model: 00100f22 <br>
*sysinfo range: [000cc000,000cdfa0]<br>
bsp_apicid = 00 <br>
cpu_init_detectedx = 00000000 <br>
microcode: equivalent rev id = 0x1022, current patch id = 0x00000000<br>
microcode: rev id (1062) does not match this patch.<br>
microcode: Not updated! Fix microcode_updates[] <br>
cpuSetAMDMSR done<br>
...blablabla<br>
<br>
but I haven't changed anything but inserting some printk_spew into
"void dev_initialize(void)" to see where exactly jumps the exception
out.<br>
<br>
I'm confused :(.<br>
<br>
THX,<br>
Knut Kujat.<br>
</body>
</html>