<html><body bgcolor="#FFFFFF"><div>Have you tried compiling with the reference cross compiler from util/crossgcc? </div><div><br></div><div>Stefan</div><div><br>On 28.02.2010, at 04:52, Zheng Bao <<a href="mailto:fishbaoz@hotmail.com">fishbaoz@hotmail.com</a>> wrote:<br><br></div><div></div><blockquote type="cite"><div>
Unfortunately, it doesn't fix my problem here. It is the coreboot_ram.map<br>
of serengeti_cheetah_fam10 built on my machine. The _estack is not<br>
what we expect. Myles, what is the result at you machine?<br>
<br>
00000030 A CONFIG_MAX_CPUS<br>...............<br>00002000 A CONFIG_STACK_SIZE<br>...............<br>00228550 A _ebss<br>00228550 A _end<br>0022a000 A _stack<br>0022c000 A _estack<br>0022c000 A _heap<br>002ec000 A _eheap<br>002ec000 A _eram_seg<br>01000000 A CONFIG_RAMTOP<br>04000000 A CONFIG_AGP_APERTURE_SIZE<br>fff80000 A CONFIG_XIP_ROM_BASE<br>ffff0000 A CONFIG_ROMBASE<br><br> <br>
Zheng<br>
<br>
<hr id="stopSpelling">
Date: Fri, 26 Feb 2010 13:32:49 -0700<br>From: <a href="mailto:mylesgw@gmail.com"><a href="mailto:mylesgw@gmail.com">mylesgw@gmail.com</a></a><br>To: <a href="mailto:patrick@georgi-clan.de"><a href="mailto:patrick@georgi-clan.de">patrick@georgi-clan.de</a></a><br>CC: <a href="mailto:coreboot@coreboot.org"><a href="mailto:coreboot@coreboot.org">coreboot@coreboot.org</a></a><br>Subject: Re: [coreboot] [patch] RE: Fam10 breakage<br><br><br><br>
<div class="ecxgmail_quote">On Fri, Feb 26, 2010 at 1:24 PM, Patrick Georgi <span dir="ltr"><<a href="mailto:patrick@georgi-clan.de"><a href="mailto:patrick@georgi-clan.de">patrick@georgi-clan.de</a></a>></span> wrote:<br>
<blockquote class="ecxgmail_quote" style="PADDING-LEFT: 1ex">Am 26.02.2010 16:35, schrieb Myles Watson:<br>
<div class="ecxim">> For me, the only change that needs to be made is:<br>><br>> - . = ((CONFIG_CONSOLE_VGA ||<br>> CONFIG_PCI_ROM_RUN)&&(CONFIG_RAMBASE<0x100000)&&(CONFIG_RAMTOP>0x100000)<br>> ) ? CONFIG_STACK_SIZE : (CONFIG_MAX_CPUS*CONFIG_STACK_SIZE);<br>><br>> + . += ((CONFIG_CONSOLE_VGA ||<br>> CONFIG_PCI_ROM_RUN)&&(CONFIG_RAMBASE<0x100000)&&(CONFIG_RAMTOP>0x100000)<br>> ) ? CONFIG_STACK_SIZE : (CONFIG_MAX_CPUS*CONFIG_STACK_SIZE);<br>><br>> Removing the .stack construct makes no difference.<br>><br>> I like the idea of minimizing the change.<br></div>Sounds good, and should be stable (unless that's part of the bug Zheng<br>Bao is experiencing).<br><br>I'd say, commit this (as it fixes things for you). If it's not enough,<br>we can do the full change.<br>
<div>
<div class="h5"></div></div></blockquote>
<div>Great.<br> <br></div>
<blockquote class="ecxgmail_quote" style="PADDING-LEFT: 1ex">
<div>
<div class="h5">Acked-by: Patrick Georgi <<a href="mailto:patrick.georgi@coresystems.de"><a href="mailto:patrick.georgi@coresystems.de">patrick.georgi@coresystems.de</a></a>><br></div></div></blockquote></div>Rev 5166.<br><br>Thanks,<br>Myles<br> <br><hr>Hotmail: Trusted email with powerful SPAM protection. <a href="https://signup.live.com/signup.aspx?id=60969" target="_new">Sign up now.</a>
</div></blockquote><blockquote type="cite"><div><span>-- </span><br><span>coreboot mailing list: <a href="mailto:coreboot@coreboot.org"><a href="mailto:coreboot@coreboot.org">coreboot@coreboot.org</a></a></span><br><span><a href="http://www.coreboot.org/mailman/listinfo/coreboot">http://www.coreboot.org/mailman/listinfo/coreboot</a></span></div></blockquote></body></html>