<font size="2"><font face="arial,helvetica,sans-serif"><span class="Apple-style-span" style="font-family: arial, sans-serif; font-size: 13px; border-collapse: collapse; "><div><font size="2"><font face="arial,helvetica,sans-serif"><span class="Apple-style-span" style="font-family: arial, sans-serif; font-size: 13px; border-collapse: collapse; "><br>
</span></font></font></div>Acked-by: QingPei Wang<<a href="mailto:wangqingpei@gmail.com">wangqingpei@gmail.com</a>></span></font></font><div><font size="2"><font face="arial,helvetica,sans-serif"><font class="Apple-style-span" face="arial, sans-serif"><span class="Apple-style-span" style="border-collapse: collapse;"><br clear="all">
</span></font></font></font><div>Best wishes</div>Wang Qing Pei <br>Phone: 86+18930528086<br>
<br><br><div class="gmail_quote">On Fri, Dec 3, 2010 at 1:21 PM, Bao, Zheng <span dir="ltr"><<a href="mailto:Zheng.Bao@amd.com">Zheng.Bao@amd.com</a>></span> wrote:<br><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex;">
Before lane reversal,<br>
De-asserts STRAP_BIF_all_valid for PCIE-GFX core.<br>
After lane reversal,<br>
Asserts STRAP_BIF_all_valid for PCIE-GFX core.<br>
<br>
Signed-off-by: Zheng Bao <<a href="mailto:zheng.bao@amd.com">zheng.bao@amd.com</a>><br>
<br>
Index: src/southbridge/amd/rs780/rs780_gfx.c<br>
===================================================================<br>
--- src/southbridge/amd/rs780/rs780_gfx.c       (revision 6137)<br>
+++ src/southbridge/amd/rs780/rs780_gfx.c       (working copy)<br>
@@ -1302,8 +1302,10 @@<br>
                if(is_dev3_present()){<br>
                        /* step 1, lane reversal (only need if CMOS<br>
option is enabled) */<br>
                        if (cfg->gfx_lane_reversal) {<br>
+                               set_nbmisc_enable_bits(nb_dev, 0x36, 1<br>
<< 31, 1 << 31);<br>
                                set_nbmisc_enable_bits(nb_dev, 0x33, 1<br>
<< 2, 1 << 2);<br>
                                set_nbmisc_enable_bits(nb_dev, 0x33, 1<br>
<< 3, 1 << 3);<br>
+                               set_nbmisc_enable_bits(nb_dev, 0x36, 1<br>
<< 31, 0 << 31);<br>
                        }<br>
                        printk(BIOS_DEBUG, "rs780_gfx_init step1.\n");<br>
                        /* step 1.1, dual-slot gfx configuration (only<br>
need if CMOS option is enabled) */<br>
@@ -1317,10 +1319,11 @@<br>
<br>
                }else{<br>
                        if (cfg->gfx_lane_reversal) {<br>
+                               set_nbmisc_enable_bits(nb_dev, 0x36, 1<br>
<< 31, 1 << 31);<br>
                                set_nbmisc_enable_bits(nb_dev, 0x33, 1<br>
<< 2, 1 << 2);<br>
+                               set_nbmisc_enable_bits(nb_dev, 0x36, 1<br>
<< 31, 0 << 31);<br>
                        }<br>
                        printk(BIOS_DEBUG, "rs780_gfx_init step1.\n");<br>
-                       printk(BIOS_DEBUG, "rs780_gfx_init step2.\n");<br>
<br>
                        if((dev->path.pci.devfn >> 3) == 2)<br>
                                single_port_configuration(nb_dev, dev);<br>
<br>--<br>
coreboot mailing list: <a href="mailto:coreboot@coreboot.org">coreboot@coreboot.org</a><br>
<a href="http://www.coreboot.org/mailman/listinfo/coreboot" target="_blank">http://www.coreboot.org/mailman/listinfo/coreboot</a><br></blockquote></div><br></div>