<div dir="ltr">Hello Stephanie,<div><br></div><div>With all due respect, you do realize that Coreboot.org is on your side, INTEL embedded side of the business, correct? Coreboot.org is trying to help debugging these issues, because in the past there were several attempts to determine INTEL FSP MRC problems. And number of Coreboot.org developers on different INTEL platforms ran on undocumented POST FSP codes. We had here these discussions in the past.</div><div><br></div><div>I do not see any obstacles why INTEL should NOT post (in public domain) FSP POST codes, well documented.<br></div><div><br></div><div>Stephanie, you do realize setbacks in business cases, considering competition: AMD and ARM?</div><div><br></div><div>Please, could you reconsider your/INTEL decision?!</div><div><br></div><div>Thank you,</div><div>Zoran</div></div><div class="gmail_extra"><br><div class="gmail_quote">On Tue, Sep 27, 2016 at 12:09 AM, Wang, Stephanie <span dir="ltr"><<a href="mailto:stephanie.wang@intel.com" target="_blank">stephanie.wang@intel.com</a>></span> wrote:<br><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">
<div lang="EN-US" link="blue" vlink="purple">
<div>
<p class="MsoNormal"><span style="font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1f497d">Hello
<u></u><u></u></span></p>
<p class="MsoNormal"><span style="font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1f497d">Thank you for your interest in Intel® FSP! <a href="http://coreboot.org" target="_blank">coreboot.org</a> is not the right forum for FSP questions. Intel has no plan to post FSP binary or MRC post code to <a href="http://coreboot.org" target="_blank">coreboot.org</a>.
Please take this question to Intel IPS. <u></u><u></u></span></p>
<p class="MsoNormal"><span style="font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1f497d">Thanks<u></u><u></u></span></p>
<p class="MsoNormal"><span style="font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1f497d">Stephanie<u></u><u></u></span></p>
<p class="MsoNormal"><span style="font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1f497d"><u></u> <u></u></span></p>
<p class="MsoNormal"><span style="font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1f497d"><u></u> <u></u></span></p>
<p class="MsoNormal"><a name="m_-1622745712642320361______replyseparator"></a><b><span style="font-size:11.0pt;font-family:"Calibri",sans-serif">From:</span></b><span style="font-size:11.0pt;font-family:"Calibri",sans-serif"> Zoran Stojsavljevic [mailto:<a href="mailto:zoran.stojsavljevic@gmail.com" target="_blank">zoran.stojsavljevic@<wbr>gmail.com</a>]
<br>
<b>Sent:</b> Sunday, September 25, 2016 11:48 AM<br>
<b>To:</b> Adolfo Sanchez <<a href="mailto:adolfo_sm_cr@hotmail.com" target="_blank">adolfo_sm_cr@hotmail.com</a>><br>
<b>Cc:</b> <a href="mailto:coreboot@coreboot.org" target="_blank">coreboot@coreboot.org</a>; Yang, York <<a href="mailto:york.yang@intel.com" target="_blank">york.yang@intel.com</a>>; Wang, Stephanie <<a href="mailto:stephanie.wang@intel.com" target="_blank">stephanie.wang@intel.com</a>>; Mahesh, Divya <<a href="mailto:divya.mahesh@intel.com" target="_blank">divya.mahesh@intel.com</a>><br>
<b>Subject:</b> Re: [coreboot] Debugging MRC issues with FPS<u></u><u></u></span></p><div><div class="h5">
<p class="MsoNormal"><u></u> <u></u></p>
<div>
<p class="MsoNormal">Hello Adolfo (you are somehow known to me, isn't it that you are working for INTEL Inside support, or maybe not)!? What does it mean _cr in your email address (Costa Rica, isn't it)?! ;-)<u></u><u></u></p>
<div>
<p class="MsoNormal"><u></u> <u></u></p>
</div>
<div>
<p class="MsoNormal">Let us ask this very relevant people in INTEL Inside, who MANDATORY should know info you are asking, since they are responsible, aren't they (INTEL insider is asking for FSP POST codes Coreboot outsiders, which will again ask much more
relevant INTEL Insiders)??? IN -> OUT -> IN schema. Shouldn't it be: IN -> IN schema ONLY??? :-))<u></u><u></u></p>
</div>
<div>
<p class="MsoNormal"><u></u> <u></u></p>
</div>
<div>
<p class="MsoNormal">Verrückt (Deutsche Sprache)?! :LOL:<u></u><u></u></p>
</div>
<div>
<p class="MsoNormal">_______<u></u><u></u></p>
</div>
<div>
<p class="MsoNormal"><u></u> <u></u></p>
</div>
<div>
<p class="MsoNormal">Hello Stephanie,<u></u><u></u></p>
</div>
<div>
<p class="MsoNormal"><u></u> <u></u></p>
</div>
<div>
<p class="MsoNormal">You realize how this all strange is (the context)? <b><i><u><span style="color:red">BTW, we, Coreboot members... We should once forever know these POST codes are (you hide inside FSPs - probably reminiscence of BIOS MRC post codes, or you
tell us all?!)? Could you, please, make this as public info to INTEL Outside?</span></u></i></b><u></u><u></u></p>
</div>
<div>
<p class="MsoNormal"><u></u> <u></u></p>
</div>
<div>
<p class="MsoNormal">Divya,<u></u><u></u></p>
</div>
<div>
<p class="MsoNormal"><u></u> <u></u></p>
</div>
<div>
<p class="MsoNormal">Could you, please, arrange what I am (in <b><i><u><span style="color:red">RED</span></u></i></b>) asking for (INTEL Inside and INTEL Outside)? You do realize why I am asking this, correct???<span style="font-family:"Segoe UI Symbol",sans-serif">💡</span> <u></u><u></u></p>
</div>
<div>
<p class="MsoNormal"><u></u> <u></u></p>
</div>
<div>
<p class="MsoNormal">(don't touch/blame Adolfo... You should ask many questions somewhere else... You know exactly where!)<u></u><u></u></p>
</div>
<div>
<p class="MsoNormal"><u></u> <u></u></p>
</div>
<div>
<p class="MsoNormal">Thank you,<u></u><u></u></p>
</div>
<div>
<p class="MsoNormal">Zoran Stojsavljevic, independent FREE contributor<u></u><u></u></p>
</div>
</div>
<div>
<p class="MsoNormal"><u></u> <u></u></p>
<div>
<p class="MsoNormal">On Sun, Sep 25, 2016 at 5:55 PM, Adolfo Sanchez <<a href="mailto:adolfo_sm_cr@hotmail.com" target="_blank">adolfo_sm_cr@hotmail.com</a>> wrote:<u></u><u></u></p>
<blockquote style="border:none;border-left:solid #cccccc 1.0pt;padding:0in 0in 0in 6.0pt;margin-left:4.8pt;margin-right:0in">
<div>
<div>
<p style="background:white"><span style="font-family:"Calibri",sans-serif;color:black">Hello <u></u><u></u></span></p>
<p style="background:white"><span style="font-family:"Calibri",sans-serif;color:black"><u></u> <u></u></span></p>
<p style="background:white"><span style="font-family:"Calibri",sans-serif;color:black">I would like to know the best way to get information about a Failure related with Memory Initialization when using FPS.<u></u><u></u></span></p>
<p style="background:white"><span style="font-family:"Calibri",sans-serif;color:black">Specially when the FSPmemoryinit is being called but then the system hangs. POST Code 0x50<u></u><u></u></span></p>
<p style="background:white"><span style="font-family:"Calibri",sans-serif;color:black">What flags can be enable to get more information?<u></u><u></u></span></p>
<p style="background:white"><span style="font-family:"Calibri",sans-serif;color:black"><u></u> <u></u></span></p>
<p style="background:white"><span style="font-family:"Calibri",sans-serif;color:black">Best Regards,<u></u><u></u></span></p>
<p style="background:white"><span style="font-family:"Calibri",sans-serif;color:black">Adolfo Sanchez<u></u><u></u></span></p>
</div>
</div>
<p class="MsoNormal"><br>
--<br>
coreboot mailing list: <a href="mailto:coreboot@coreboot.org" target="_blank">coreboot@coreboot.org</a><br>
<a href="https://www.coreboot.org/mailman/listinfo/coreboot" target="_blank">https://www.coreboot.org/<wbr>mailman/listinfo/coreboot</a><u></u><u></u></p>
</blockquote>
</div>
<p class="MsoNormal"><u></u> <u></u></p>
</div>
</div></div></div>
</div>
</blockquote></div><br></div>