<div dir="ltr"><blockquote class="gmail_quote" style="margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">It's probably the MRC cache...<br></blockquote>Agreed, if this feature is enabled it will reliably modify the flash contents during the first boot.  This can typically be disabled under the chipset menu.  You may need to look for something like "Enable Fast Boot" but I suspect this text could be inconsistent across technologies.<br><br><div>The Intel ME can also modify the contents without your knowledge, e.g. for logging.  This could potentially be more intermittent, though.  For good measure, you probably want to use the Intel FITC tool and ensure ME logging is disabled on your system.  (This is NDA only, I believe.)<br><br></div><div>Since you didn't mention your CPU vendor, the AMD PSP can also modify the flash device contents in its firmware area.<br><br></div><div>Of course, if you can read the device and identify the address of the change, that will give you clues for determining how it's getting modified.<br></div><div><br></div><div>Thanks,<br></div><div>Marshall<br><br></div></div><div class="gmail_extra"><br><div class="gmail_quote">On Mon, Feb 27, 2017 at 2:38 AM, John Lewis <span dir="ltr"><<a href="mailto:jlewis@johnlewis.ie" target="_blank">jlewis@johnlewis.ie</a>></span> wrote:<br><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">
  
    
  
  <div bgcolor="#FFFFFF" text="#000000">
    <p>Hi Naveed,</p>
    <p>It's probably the MRC cache or something like that, which IIRC
      you can disable. Whether there is also something else writing to
      the chip from coreboot I'm not 100% but others will chime in on
      that, I'm sure.</p>
    <p>Kind Regards,</p>
    <p>John.<br>
    </p><div><div class="h5">
    <br>
    <div class="m_6573717495042776869moz-cite-prefix">On 27/02/17 08:15, Naveed Ghori wrote:<br>
    </div>
    <blockquote type="cite">
      
      
      
      <div class="m_6573717495042776869WordSection1">
        <p class="MsoNormal">Hi all,<u></u><u></u></p>
        <p class="MsoNormal">Does Coreboot write to the flash chip it
          resides on? Can this be disabled?<u></u><u></u></p>
        <p class="MsoNormal">Verify of the SPI bios chip fails once the
          unit has booted up at least once.<u></u><u></u></p>
        <p class="MsoNormal"><u></u> <u></u></p>
        <p class="MsoNormal">Best Regards,<u></u><u></u></p>
        <p class="MsoNormal">Naveed<u></u><u></u></p>
      </div>
      <table cellspacing="0" cellpadding="0" border="0">
        <tbody>
          <tr>
            <td style="padding-top:1em;padding-bottom:6pt;font-size:10pt"><b>Naveed
                Ghori</b> | Lead Firmware & Driver Engineer</td>
          </tr>
          <tr>
          </tr>
          <tr>
            <td style="padding-bottom:6pt;font-size:10pt"><b>DTI Group
                Ltd</b> | <span style="color:#e36c0a;font-size:8pt;font-weight:800!important">
                Transit Security & Surveillance</span></td>
          </tr>
        </tbody>
      </table>
      <table cellspacing="0" cellpadding="0" border="0">
        <tbody>
          <tr>
            <td>
              <table cellspacing="0" cellpadding="0" border="0">
                <tbody>
                  <tr>
                    <td style="padding-bottom:6pt;font-size:8pt">31
                      Affleck Road, Perth Airport, Western Australia
                      6105, Australia</td>
                  </tr>
                  <tr>
                    <td style="padding-bottom:6pt;font-size:8pt">P +61
                      8 9373 2905,151 | F <a href="tel:+61%208%209479%201190" value="+61894791190" target="_blank">+61 8 9479 1190</a> | <a href="mailto:naveed.ghori@dti.com.au" style="color:#e36c0a;text-decoration:none!important;font-weight:800!important" target="_blank">naveed.ghori@dti.com.au</a></td>
                  </tr>
                </tbody>
              </table>
            </td>
          </tr>
        </tbody>
      </table>
      <table cellspacing="0" cellpadding="0" border="0">
        <tbody>
          <tr>
            <td style="padding-bottom:1em;font-size:8pt">Visit our
              website  <a href="http://www.dti.com.au" style="color:#e36c0a!important" target="_blank">www.dti.com.au</a></td>
          </tr>
          <tr>
            <td style="padding-bottom:1em;color:#9c9c9c;font-size:7pt">The
              information contained in this email is confidential. If
              you receive this email in error, please inform DTI Group
              Ltd via the above contact details. If you are not the
              intended recipient, you may not use or disclose the
              information contained in this email or attachments.</td>
          </tr>
        </tbody>
      </table>
      <br>
      <fieldset class="m_6573717495042776869mimeAttachmentHeader"></fieldset>
      <br>
    </blockquote>
    <br>
  </div></div></div>

<br>--<br>
coreboot mailing list: <a href="mailto:coreboot@coreboot.org">coreboot@coreboot.org</a><br>
<a href="https://www.coreboot.org/mailman/listinfo/coreboot" rel="noreferrer" target="_blank">https://www.coreboot.org/<wbr>mailman/listinfo/coreboot</a><br></blockquote></div><br></div>