<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
</head>
<body style="word-wrap: break-word; -webkit-nbsp-mode: space; -webkit-line-break: after-white-space;" class="">
Hi Kyösti,
<div class=""><br class="">
</div>
<div class="">Building coreboot with HUDSON_LEGACY_FREE disabled fixed it! Thank you for your help and fast reply!</div>
<div class=""><br class="">
</div>
<div class="">Best,</div>
<div class="">Berj<br class="">
<div>
<blockquote type="cite" class="">
<div class="">On Mar 20, 2017, at 7:27 AM, Kyösti Mälkki <<a href="mailto:kyosti.malkki@gmail.com" class="">kyosti.malkki@gmail.com</a>> wrote:</div>
<br class="Apple-interchange-newline">
<div class="">
<div dir="ltr" class=""><br class="">
<div class="gmail_extra"><br class="">
<div class="gmail_quote">On Mon, Mar 20, 2017 at 11:51 AM, Berj K Chilingirian <span dir="ltr" class="">
<<a href="mailto:berjc@mit.edu" target="_blank" class="">berjc@mit.edu</a>></span> wrote:<br class="">
<blockquote class="gmail_quote" style="margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">
<div class="">
<div style="overflow-wrap: break-word;" class="">Dear Coreboot Community,<span style="white-space:pre-wrap" class="">I also have a serial port adapter (to USB) so that I can see the output of the coreboot process. Using this setup I am able to start up the
machine with coreboot and get to the coreinfo screen (which I can then interact with).</span>
<div class=""><span style="white-space:pre-wrap" class=""><br class="">
</span></div>
<div class=""><span style="white-space:pre-wrap" class="">I am confused, however, by the output I am seeing from the boot process (attached). Specifically, it appears that the AmdInitReset procedure never exits, as shown below.</span></div>
<div class=""><span style="white-space:pre-wrap" class=""><br class="">
</span></div>
<blockquote style="margin:0px 0px 0px 40px;border-width:medium;border-style:none;border-color:currentcolor;padding:0px" class="">
<div class=""><span style="white-space:pre-wrap" class="">coreboot-4.5-1349-g41dded3-<wbr class="">dirty Mon Mar 20 03:04:09 UTC 2017 romstage starting... POST: 0x34 BSP Family_Model: 00610f21 cpu_init_detectedx = 00000000 POST: 0x37 AmdInitReset: Start ***
!!AGESA cb_AgesaV0.0.0.1 *** FCH Reset Data Block Allocation: [0x0], Ptr = 0x004001e0 Fch OEM config in INIT RESET Done PCI: 00:14.4 bridge ctrl <- 0003 PCI: 00:14.4 cmd <- 00 PCI: 00:14.5 subsystem <- 1022/1410 PCI: 00:14.5 cmd <- 02 PCI: 00:15.0 bridge ctrl
<- 0003 PCI: 00:15.0 cmd <- 00 PCI: 00:15.1 bridge ctrl <- 0003</span></div>
<div class=""><span style="white-space:pre-wrap" class="">…</span></div>
<br class="">
</blockquote>
</div>
</div>
</blockquote>
<div class=""><br class="">
</div>
<div class="">Hi<br class="">
<br class="">
I think this is just a case that the routing of serial port IO address range to LPC bus and further down to the UART is blocked as part of AmdInitReset. And we recover it as part of device resource assignment late in ramstage.<br class="">
</div>
<div class=""><br class="">
Try build with HUDSON_LEGACY_FREE=n, should be visible "System is legacy free" choice in menuconfig. The help text there does not really match what it does and default setting seems incorrect for all the cases where board has super-io and serial port.<br class="">
<br class="">
<br class="">
</div>
<div class="">Kyösti <br class="">
</div>
</div>
</div>
</div>
</div>
</blockquote>
</div>
<br class="">
</div>
</body>
</html>