Artec Group DBE62 Vendor Cooperation Score: Difference between revisions

From coreboot
Jump to navigation Jump to search
 
(3 intermediate revisions by the same user not shown)
Line 20: Line 20:
|- bgcolor="#eeeeee"
|- bgcolor="#eeeeee"
| '''[[#Hackability]]'''
| '''[[#Hackability]]'''
| style="background:yellow" | 9
| style="background:yellow" | 14
| 24
| 24
| [[Image:two-hares.png]]
| [[Image:three-hares.png]]


|- bgcolor="#eeeeee"
|- bgcolor="#eeeeee"
Line 32: Line 32:
|- bgcolor="#eeeeee"
|- bgcolor="#eeeeee"
| '''Total'''
| '''Total'''
| style="background:lime" | 78
| style="background:lime" | 83
| 114
| 114
| [[Image:four-hares.png]]
| [[Image:four-hares.png]]
Line 104: Line 104:
== Hackability ==
== Hackability ==


Score: 9/24. No soldering required to recover from a bad flash, but an LPC dongle is required.
Score: 14/24. No soldering required to recover from a bad flash, but an LPC dongle is required.


{| border="0" style="font-size: smaller"
{| border="0" style="font-size: smaller"
Line 124: Line 124:
|- bgcolor="#eeeeee"
|- bgcolor="#eeeeee"
| '''JTAG header'''
| '''JTAG header'''
| No
| Yes
| style="background:yellow" | 0
| style="background:lime" | 5


|}
|}

Latest revision as of 21:52, 23 August 2008

Availability

Artec Group DBE62 can be ordered from Artec Group.

Vendor Cooperation Score

Item Points Max Rating
#Documentation 59 80
#Hackability 14 24
#Example and support code 10 10
Total 83 114

Documentation

Score: 59/80

Item Availability Points
CPU (Geode LX)
Datasheet / register set Freely available [1] 10
BIOS programming guide NDA allowing GPL'd code 3
Errata NDA allowing GPL'd code 3
Chipset (CS5536)
Datasheet / register set Freely available [2] 10
BIOS programming guide NDA allowing GPL'd code 3
Errata Freely available [3] 10
Super I/O
Datasheet / register set Freely available [4] 10
Mainboard
Schematics Freely available [5] 10

Hackability

Score: 14/24. No soldering required to recover from a bad flash, but an LPC dongle is required.

Item Status Points
Rom chip Soldered 0
LPC header Available 9
JTAG header Yes 5

Example and support code

Artec Group actively participates in coreboot development through Mart Raudsepp (present) and Indrek Kruusa (past). They also support coreboot developers with hardware donations. Score: 10/10

Item Status Points
Example and support code Vendor provides code and makes sure it gets integrated into the coreboot tree, no NDA/license agreement required. 10

Background on our rating system

See the Rating System page for more information.