Difference between revisions of "Board:gigabyte/m57sli"

From coreboot
Jump to navigation Jump to search
Line 445: Line 445:
== TODO ==
== TODO ==


* ACPI support is not implemented yet. This is a fairly major problem, and needs to be addressed soon. (Is addressed right now '''(6.3.2009)''' some parts that ACPI will be full functional have to be done, but most of it works fine. (setup MMCONFIG and powernow has to be finished/fixed. - Update will follow in a few days.(http://www.coreboot.org/pipermail/coreboot/2009-March/045385.html)) '''UPDATE 7.3.2009:''' HPTE is initialized corretlcy (but some part in dsdt.asl - which is ATM from the vendor - are missing/need to be corrected. PowerNow! works as far, but need to be checked, because it has a "little" difference to the original bios (which would not be bad when it's wrong by vendor - it offers one more cpu-step which is 1800Mhz on a 6000+ CPU)
* ACPI support is not implemented yet. This is a fairly major problem, and needs to be addressed soon. (Is addressed right now '''(6.3.2009)''' some parts that ACPI will be full functional have to be done, but most of it works fine. (setup MMCONFIG and powernow has to be finished/fixed. - Update will follow in a few days.(http://www.coreboot.org/pipermail/coreboot/2009-March/045385.html)) '''UPDATE 7.3.2009:''' HPET is initialized corretlcy (but some part in dsdt.asl - which is ATM from the vendor - are missing/need to be corrected. PowerNow! works as far, but need to be checked, because it has a "little" difference to the original bios (which would not be bad when it's wrong by vendor - it offers one more cpu-step which is 1800Mhz on a 6000+ CPU)
* All PCI and PCI Express slots are now functional, but it seems like the PCI slot on the edge of the board and at least one of the PCI Express slots does not get interrupts yet. This is being investigated. Update: both PCI slots seem fine on the v2 (spi) version of the board (ward, 2008-04-16)
* All PCI and PCI Express slots are now functional, but it seems like the PCI slot on the edge of the board and at least one of the PCI Express slots does not get interrupts yet. This is being investigated. Update: both PCI slots seem fine on the v2 (spi) version of the board (ward, 2008-04-16)
* There is also still an issue with I2C, which causes X startup to be very slow. You can bypass this problem by adding  
* There is also still an issue with I2C, which causes X startup to be very slow. You can bypass this problem by adding  

Revision as of 21:21, 7 March 2009