From coreboot
Revision as of 16:13, 9 August 2015 by Pl4nkton (talk | contribs)
Jump to navigation Jump to search

The wiki is being retired!

Documentation is now handled by the same processes we use for code: Add something to the Documentation/ directory in the coreboot repo, and it will be rendered to Contributions welcome!



  • yellow USB port isn't powered in power-off state.
  • Discrete GPU not supported
  • DisplayPort only connected to Discrete GPU
  • TPM. At the moment there is only basic support inside coreboot...
  • Windows hung while boot or reboots before start ( cdrom.sys )
  • Boot time issues ( keyboard rest timeout )
  • Brightness steps lacks ( changing very slow )
  • no dmar (IOMMU)
  • ultrabay hot plug (event missing?)
  • some power management states missing


  • Ultrabay SATA
  • RAM module combinations of mrc: 4G+0, 0+4G, 8G+0, native: 4G+0, 8G+0
  • USB ports
  • Video (internal)
  • ExpressCard slot (including hot-plugging)
  • Gigabit LAN
  • Mini-PCIe slot WLAN
  • Linux (through SeaBIOS-as-payload)
  • Trackpoint & Touchpad
  • Fn hotkeys
  • Thinklight
  • Bluetooth
  • SD card slot
  • Sound (integrated speakers, integrated mic, external headphones, external mic)
  • Fingerprint reader
  • Docking tested with Lenovo ThinkPad Mini Dock Plus Series 3 USB 3.0 Type 4338
    • VGA
    • LAN
    • USB Hub
    • Line-in/out
    • DVI-D / DisplayPort not supported because it is connected to discrete graphics
  • VGA output
  • Suspend to Ram

Not tested:

  • Firewire
  • eSATA
  • mSATA
  • Thermal management
  • Webcam

Proprietary Components Status

  • CPU Microcode
  • FDT(Flash Descriptor Table) => Always needed
  • ME(Management Engine) => you do not have to touch it(just leave it where it is)
  • GbE(Gigabit Ethernet embedded mac) => you do not have to touch it(just leave it where it is)


{{ #if: | * [{{{review_url}}} The code has been merged into coreboot master]: | * The code has been merged into coreboot master:}}

 $ git clone


T520 has a ST / numonyx M25PX64VG 8 MiB flash chip in a VDFPN8 package.

All Battery's and the Power-supply must be disconnected before flashing.

Next to the flash chip is a connector solder place "J100" where it is connected to.

1 N/C
2 N/C
3 /CS
7 /WP

Flash layout: FLREG0: 0x00000000

 Flash Region 0 (Flash Descriptor): 00000000 - 00000fff 

FLREG1: 0x07ff0500

 Flash Region 1 (BIOS): 00500000 - 007fffff 

FLREG2: 0x04ff0003

 Flash Region 2 (Intel ME): 00003000 - 004fffff 

FLREG3: 0x00020001

 Flash Region 3 (GbE): 00001000 - 00002fff 

FLREG4: 0x00000fff

 Flash Region 4 (Platform Data): 00fff000 - 00000fff (unused)

Vendor firmware locks the flash and so you need to flash externally (unless until someone figures out a way around it).