Difference between revisions of "Board:sapphire/pureplatinumh61"
|Line 19:||Line 19:|
* VT-x and VT-d
* VT-x and VT-d
Latest revision as of 17:33, 28 November 2017
Thanks for your interest in Sapphire Pure Platinum H61 port.
Intel_Native_Raminit has it's own status page.
Tested and working:
- Linux (through SeaBIOS, GRUB or Tianocore as payload)
- Microsoft Windows 7 with VGA blob (through SeaBIOS as payload)
- Internal GPU, both with VGA blob and libgfxinit (VGA and DVI)
- External GPU
- S3 (Suspend to RAM)
- RAM module combinations of 0+4G, 4G+4G, 0+8G, 8G+8G, 4G+8G
- USB 2.0
- USB 3.0
- Thermal management
- VT-x and VT-d
- PCI Express Port might be unstable with Native Raminit (depends on GPU and PCIe speed)
- Internal flashing with flashrom after a S3 resume
- Backside Mini PCI-E port
- DisplayPort and HDMI ports
Proprietary components status
- CPU Microcode
- VGA Option ROM (optional, not needed with Linux as libgfxinit works well enough)
- ME (Management Engine) firmware (works well with a stripped Intel ME firmware, select "Strip down the Intel ME/TXE firmware" during the build)
No special step is needed for this board, just follow the usual build steps.
This board is equipped with a single SST25VF032B 4 MB chip. The chip is in a black plastic socket close to the edge of the board, next to the USB 2.0 headers.
Flash dumps can be manually extracted from the chip (with an external flasher or with the OEM BIOS tool) or they can be downloaded from the Sapphire's website (Download -> Motherboard BIOS -> Download, the dump in the zip is called SIH61xxx.ME).
An external programmer is required for the first coreboot flash; once coreboot is installed and working you can flash new versions internally with
sudo flashrom -p internal -c SST25VF032B -w build/coreboot.rom
WARNING: internal flashing WILL fail if you do it after a S3 resume and it WILL brick your board, requiring an external programmer to unbrick it. If you're unsure, just reboot before using flashrom.