Coreboot Symposium 2008

From coreboot
Revision as of 18:54, 27 March 2008 by Rminnich (talk | contribs) (New page for denver. Primitive.)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search


general: breaks at 10-10:30, 12-1, 3-3:30

1-2 Ron opens the meeting and discusses the last year 2-3 Stepan talks about the automated testbed, and GSOC 2007 and 2008

3-330 break 330-400 Stepan talks about - his work with the german army etc. - his recent ports 400-rest of day hack session -- set up boards and prioritize the goals of the rest of the time

next day 0830-1000 AMD talks about whatever they hell they want :-) - consumer issues - what's going on - new ports this year - K10? 1000-1030 break 1030-1200 Marc talks about his work at Sun with simnow 1200-0100 lunch 0100- 0300 Ton gives an overview of v3, from the smallest to the large bits. Sample build/burn session 0300-0330 break 0330- 0400 open questions (please add some) 1. how do we tell when a board is good enough to move from v2 to v3? What's the test? 2. How do we avoid what happened with the SiS-based board? 3. Could OLPC have been "saved"? What went right/wrong? 4. What pending issues are there.

0400-0500 The view from the FSF -- what's going on, etc.

saturday -- hack all day. We hope to fix the problems we prioritized thursday.

What needs to be brought

Who is bringing what

Ron: dbe61 and dbe62. Alix 1C. Alix LPC pod. Artec LPC pod. T23 with ubuntu. OLPC devel board for v3 test. (No OLPC, it's too distracting). Outlet strips. FS2 if it arrives from LANL on time (it may not). USB hubs? What else?