Difference between revisions of "Developer Manual"

From coreboot
Jump to navigation Jump to search
(Update location of FPU enabling code)
Line 37: Line 37:
# <code>__protected_start</code> from src/cpu/x86/32bit/entry32.inc, sets all other segment registers to the 0x10 selector
# <code>__protected_start</code> from src/cpu/x86/32bit/entry32.inc, sets all other segment registers to the 0x10 selector
# execution continues with various <code>mainboardinit</code> fragments:
# execution continues with various <code>mainboardinit</code> fragments:
## <code>__fpu_start</code> from cpu/x86/fpu/enable_fpu.inc
## <code>__fpu_start</code> from cpu/x86/enable_fpu.inc
## <code>(unlabeled)</code> from cpu/x86/sse/enable_sse.inc
## <code>(unlabeled)</code> from cpu/x86/sse/enable_sse.inc
## some CPUs enable their on-chip cache to be used temporarily as a scratch RAM (stack), e.g. cpu/amd/model_lx/cache_as_ram.inc
## some CPUs enable their on-chip cache to be used temporarily as a scratch RAM (stack), e.g. cpu/amd/model_lx/cache_as_ram.inc

Revision as of 02:01, 13 September 2010