Developer Manual/Memory map

From coreboot
Revision as of 15:54, 27 November 2008 by Hailfinger (talk | contribs)
Jump to: navigation, search

This page contains the description of various memory areas important for coreboot development.

Physical memory properties

Below 1MB

All memory below 1 MB has special rules attached to it. Due to legacy reasons, you can't allocate memory freely in that area without taking care.

  • 0x00000 - 0x9FFFF: Low 640kB. Should not be clobbered on S3 suspend/resume (exceptions?)
  • 0xA0000 - 0xAFFFF: VGA graphics memory.
  • 0xB0000 - 0xB7FFF: Old monochrome graphics text mode memory. May not apply for recent cards.
  • 0xB8000 - 0xBFFFF: VGA text mode memory.

Above 1MB

  • 0xFEC0_0000 may be fixed location IO APIC. Other possible locations are 0xFECX_YZ00 (not that 0xFEC cannot be changed)
  • 0xFEEx_xxxx are internal APIC cycles for IRQ (MSI)
  • FEC0_0000 - FEC7_FFFF VIA APIC in SB (fixed)
  • FED4_4000 - FED4_FFFF trusted platform module MEM decode (fixed)

Coreboot related settings/usage

  • 0x00000200: Location of stage2 in v3
  • 0xFEC00000: DEVICE_MEM_HIGH. The area between DEVICE_MEM_HIGH and 0xFFFFFFFF (4 GB) will be avoided by the resource allocator.