Difference between revisions of "Intel Native Raminit"

From coreboot
Jump to: navigation, search
(Sandybridge/Ivybridge)
Line 315: Line 315:
 
|- bgcolor="#eeeeee"
 
|- bgcolor="#eeeeee"
 
| DDR3-2400 (1200Mhz) || yes (Ivybridge only) || no || no ||
 
| DDR3-2400 (1200Mhz) || yes (Ivybridge only) || no || no ||
 +
|- bgcolor="#6699dd"
 +
! Menu: Supported CAS latencies || || || ||
 +
|- bgcolor="#eeeee|
 +
| CL6 || yes || yes || ? ||
 +
|- bgcolor="#eeeeee"
 +
| CL7 || yes || yes || ? ||
 +
|- bgcolor="#eeeeee"
 +
| CL8 || yes || yes || ? ||
 +
|- bgcolor="#eeeeee"
 +
| CL9 || yes || yes || ? ||
 +
|- bgcolor="#eeeeee"
 +
| CL10 || yes || yes || yes ||
 +
|- bgcolor="#eeeeee"
 +
| CL11 || yes || yes || yes ||
 +
|- bgcolor="#eeeeee"
 +
| CL12 || yes || yes || ? || Since Coreboot 4.6
 +
|- bgcolor="#eeeeee"
 +
| CL13 || yes || yes || yes || Since Coreboot 4.6
 +
|- bgcolor="#eeeeee"
 +
| CL14 || yes || yes || ? || Since Coreboot 4.6
 +
|- bgcolor="#eeeeee"
 +
| CL15 || yes || yes || ? || Since Coreboot 4.6
 
|- bgcolor="#6699dd"
 
|- bgcolor="#6699dd"
 
! Menu: MRC cache || || || ||
 
! Menu: MRC cache || || || ||
Line 324: Line 346:
 
! Menu: XMP support || || || ||
 
! Menu: XMP support || || || ||
 
|- bgcolor="#eeeeee"
 
|- bgcolor="#eeeeee"
| XMP Profile 1 || yes || yes || yes - only 1.5V profiles ||
+
| XMP Profile 1 || yes || yes || yes || only 1.5V profiles
 
|- bgcolor="#eeeeee"
 
|- bgcolor="#eeeeee"
 
| XMP Profile 2 || yes || yes || no ||
 
| XMP Profile 2 || yes || yes || no ||
Line 332: Line 354:
 
| 1.5V || yes || yes || yes ||
 
| 1.5V || yes || yes || yes ||
 
|- bgcolor="#eeeeee"
 
|- bgcolor="#eeeeee"
| 1.35V || ? || no || no ||
+
| 1.35V || depends on board || no || no || needs GPIO to control voltage converter
 
|- bgcolor="#6699dd"
 
|- bgcolor="#6699dd"
 
! Menu: Manual Overwrites || || || ||
 
! Menu: Manual Overwrites || || || ||

Revision as of 08:47, 23 November 2016

Status page for all Intel based chipsets

GM45

Status

Option Supported Implemented Working Description
Native raminit yes yes yes
MRC raminit  ?


Native raminit features

Option Supported Implemented Working Description
Menu: Supported channels
single and dual channel yes yes yes
Up to 4 slots yes yes yes
Up to 4 ranks per channel yes yes yes
Menu: Supported frequencies
DDR3-1333 (666MHz) yes yes yes
DDR3-1333 (800MHz) yes yes yes
DDR3-2133 (1066Mhz) yes yes yes
DDR2-800 (400MHz) yes yes yes
DDR2-666 (333MHz) yes yes yes
Menu: MRC cache
MRC cache - S3 yes yes yes
MRC cache - normal boot yes yes yes - reset on SPD CRC16 difference
Menu: XMP support
XMP Profile 1 yes no no
XMP Profile 2 yes no no
Menu: Voltage Support
1.5V yes yes yes
Menu: Manual Overwrites
Menu: Overclocking
not implemented no no no

Nehalem

Status

Option Supported Implemented Working Description
Native raminit yes yes yes
MRC raminit  ?  ?  ?

Native raminit features

Option Supported Implemented Working Description
Menu: Supported channels
single and dual channel yes yes yes
Up to 4 slots yes yes yes
Up to 4 ranks per channel yes yes yes
Menu: Supported frequencies
 ???  ?  ?  ?
Menu: MRC cache
MRC cache - S3 yes yes yes
MRC cache - normal boot  ?  ?  ?
Menu: XMP support
XMP Profile 1 yes no no
XMP Profile 2 yes no no
Menu: Voltage Support
1.5V yes yes yes
1.35V  ? no no
Menu: Manual Overwrites
Menu: Overclocking
not implemented no no no

Pineview

Status

Option Supported Implemented Working Description
Native raminit yes yes yes
MRC raminit  ?  ?  ?

Native raminit features

Option Supported Implemented Working Description
Menu: Supported channels
single and dual channel yes yes yes
Up to 4 slots yes yes yes
Up to 4 ranks per channel yes yes yes
Menu: Supported frequencies
DDR2-666 (333Mhz) yes yes yes
DDR2-800 (400Mhz) yes yes yes
Menu: MRC cache
MRC cache - S3 no no no
MRC cache - normal boot no no no
Menu: XMP support
XMP Profile 1 yes no no
XMP Profile 2 yes no no
Menu: Voltage Support
1.5V yes yes yes
Menu: Manual Overwrites
Menu: Overclocking
not implemented no no no

X4x

i945

Status

Option Supported Implemented Working Description
Native raminit yes yes yes
MRC raminit  ?  ?  ?

Native raminit features

Option Supported Implemented Working Description
Menu: Supported channels
single and dual channel yes yes yes
Up to 4 slots yes yes yes
Up to 4 ranks per channel yes yes yes
Menu: Supported frequencies
DDR2-400 (200Mhz) yes yes yes
DDR2-533 (266Mhz) yes yes yes
DDR2-666 (333Mhz) yes yes yes
Menu: MRC cache
MRC cache - S3 no no no
MRC cache - normal boot no no no
Menu: XMP support
XMP Profile 1 yes no no
XMP Profile 2 yes no no
Menu: Voltage Support
1.5V yes yes yes
Menu: Manual Overwrites
Menu: Overclocking
not implemented no no no

Sandybridge/Ivybridge

Status

Option Supported Implemented Working Description
Native raminit yes yes yes Native Raminit is working for most frequencies on most boards. There might be errors to fix.
MRC raminit yes yes  ?

Native raminit features

Option Supported Implemented Working Description
Menu: Supported channels
single and dual channel yes yes yes
Up to 4 slots yes yes yes
Up to 4 ranks per channel yes yes yes
Menu: Supported frequencies
DDR3-1066 (533Mhz) yes yes yes
DDR3-1333 (666Mhz) yes yes yes
DDR3-1600 (800Mhz) yes yes yes
DDR3-1866 (933Mhz) yes yes yes
DDR3-2133 (1066Mhz) yes yes untested
DDR3-1400 (700Mhz) yes (Ivybridge only) no no
DDR3-1800 (900Mhz) yes (Ivybridge only) no no
DDR3-2000 (1000Mhz) yes (Ivybridge only) no no
DDR3-2200 (1100Mhz) yes (Ivybridge only) no no
DDR3-2400 (1200Mhz) yes (Ivybridge only) no no
Menu: Supported CAS latencies
CL6 yes yes  ?
CL7 yes yes  ?
CL8 yes yes  ?
CL9 yes yes  ?
CL10 yes yes yes
CL11 yes yes yes
CL12 yes yes  ? Since Coreboot 4.6
CL13 yes yes yes Since Coreboot 4.6
CL14 yes yes  ? Since Coreboot 4.6
CL15 yes yes  ? Since Coreboot 4.6
Menu: MRC cache
MRC cache - S3 yes yes yes
MRC cache - normal boot yes yes yes - reset on SPD CRC16 difference
Menu: XMP support
XMP Profile 1 yes yes yes only 1.5V profiles
XMP Profile 2 yes yes no
Menu: Voltage Support
1.5V yes yes yes
1.35V depends on board no no needs GPIO to control voltage converter
Menu: Manual Overwrites
devicetree: cfg_max_mem_clk yes yes yes - limits maximum DDR frequency
Menu: Overclocking
not implemented no no no

Haswell

Option Supported Implemented Working Description
Native raminit no no no
MRC raminit yes yes yes No known issues.