Difference between revisions of "Nvidia MCP55 Porting Notes"

From coreboot
Jump to: navigation, search
(Created page with '== Interrupt Routing Registers == '''Values for routing IRQ's:''' {| border="0" style="font-size: smaller" |- bgcolor="#6699ff" ! align="left" | Value ! align="left" | APIC Pin...')
 
(→‎Interrupt Routing Registers)
Line 39: Line 39:
 
|0x0F || 0x0F || 15
 
|0x0F || 0x0F || 15
 
|}
 
|}
 +
 +
== Register ==
 +
Each line is 4 bits.
 +
{| border="0" style="font-size: smaller"
 +
|- bgcolor="#6699ff"
 +
! align="left" | 0x7c
 +
! align="left" | 0x80
 +
! align="left" | 0x84
 +
|- bgcolor="#eeeeee"
 +
|INTA || SCII || INTG
 +
|- bgcolor="#dddddd"
 +
|INTB || TCOI || INTH
 +
|- bgcolor="#eeeeee"
 +
|INTC || INTF || INTJ
 +
|- bgcolor="#dddddd"
 +
|INTD || INTQ || INTK
 +
|- bgcolor="#eeeeee"
 +
|PCEA || INTU || INTL
 +
|- bgcolor="#dddddd"
 +
|PCEB || INTS || INTM
 +
|- bgcolor="#eeeeee"
 +
|PCEC || IS0P || INTN
 +
|- bgcolor="#dddddd"
 +
|PCED || ITID || ISA2
 +
|}
 +
 +
== Wiring on M57SLI-S4 ==
 +
{| border="0" style="font-size: smaller"
 +
|- bgcolor="#6699ff"
 +
! align="left" | Device/Pin
 +
! align="left" | Routed to Pin
 +
! align="left" | Description
 +
|- bgcolor="#eeeeee"
 +
| 1/INTA || INTF || ISALPC
 +
|- bgcolor="#eeeeee"
 +
| 1/INTB || INTS ||  SMBus
 +
|- bgcolor="#dddddd"
 +
| 2/INTA || INTG ||  Usb0
 +
|- bgcolor="#dddddd"
 +
| 2/INTB || INTQ ||  Usb1
 +
|- bgcolor="#eeeeee"
 +
| 4/INTA || INTN ||  IDE
 +
|- bgcolor="#dddddd"
 +
| 5/INTA || ITID ||  Sata1
 +
|- bgcolor="#dddddd"
 +
| 5/INTB || IS0P ||  Sata2
 +
|- bgcolor="#dddddd"
 +
| 5/INTC || ISA2 ||  Sata3
 +
|- bgcolor="#eeeeee"
 +
| 6/INTA || INTU ||  Bridge to Bus 1
 +
|- bgcolor="#eeeeee"
 +
| 6/INTB || INTK ||  Audio
 +
|- bgcolor="#dddddd"
 +
| 8/INTA || INTJ ||  Ethernet
 +
|}
 +
Bridges to the PCI-E Slots & Devices
 +
{| border="0" style="font-size: smaller"
 +
|- bgcolor="#6699ff"
 +
! align="left" | Device/Pin
 +
! align="left" | Routed to Pin
 +
! align="left" | Description
 +
|- bgcolor="#eeeeee"
 +
| F/INTA || PCEB ||  Bridge to Bus 7 - PCIE 16x (black)
 +
|- bgcolor="#eeeeee"
 +
| F/INTB || PCEC ||
 +
|- bgcolor="#eeeeee"
 +
| F/INTC || PCED ||
 +
|- bgcolor="#eeeeee"
 +
| F/INTD || PCEA ||
 +
|- bgcolor="#dddddd"
 +
| E/INTA || PCEC ||  Bridge to Bus 6
 +
|- bgcolor="#dddddd"
 +
| E/INTB || PCED ||
 +
|- bgcolor="#dddddd"
 +
| E/INTC || PCEA ||
 +
|- bgcolor="#dddddd"
 +
| E/INTD || PCEB ||
 +
|- bgcolor="#eeeeee"
 +
| D/INTA || PCED ||  Bridge to Bus 5
 +
|- bgcolor="#eeeeee"
 +
| D/INTB || PCEA ||
 +
|- bgcolor="#eeeeee"
 +
| D/INTC || PCEB ||
 +
|- bgcolor="#eeeeee"
 +
| D/INTD || PCEC ||
 +
|- bgcolor="#dddddd"
 +
| C/INTA || PCEA ||  Bridge to Bus 4
 +
|- bgcolor="#dddddd"
 +
| C/INTB || PCEB ||
 +
|- bgcolor="#dddddd"
 +
| C/INTC || PCEC ||
 +
|- bgcolor="#dddddd"
 +
| C/INTD || PCED ||
 +
|- bgcolor="#eeeeee"
 +
| B/INTA || PCEB ||  Bridge to Bus 3
 +
|- bgcolor="#eeeeee"
 +
| B/INTB || PCEC ||
 +
|- bgcolor="#eeeeee"
 +
| B/INTC || PCED ||
 +
|- bgcolor="#eeeeee"
 +
| B/INTD || PCEA ||
 +
|- bgcolor="#dddddd"
 +
| A/INTA || PCEC ||  Bridge to Bus 2 - PCIE 16x (blue)
 +
|- bgcolor="#dddddd"
 +
| A/INTB || PCED ||
 +
|- bgcolor="#dddddd"
 +
| A/INTC || PCEA ||
 +
|- bgcolor="#dddddd"
 +
| A/INTD || PCEB ||
 +
|}
 +
 +
Bus 1 behind bridge from device 6
 +
{| border="0" style="font-size: smaller"
 +
|- bgcolor="#6699ff"
 +
! align="left" | Device/Pin
 +
! align="left" | Routed to Pin
 +
! align="left" | Description
 +
|- bgcolor="#eeeeee"
 +
| 6/INTA || INTC ||
 +
|- bgcolor="#eeeeee"
 +
| 6/INTB || INTD ||
 +
|- bgcolor="#eeeeee"
 +
| 6/INTC || INTA ||
 +
|- bgcolor="#eeeeee"
 +
| 6/INTD || INTB ||
 +
|- bgcolor="#dddddd"
 +
| 7/INTA || INTD ||  PCI Slot 1
 +
|- bgcolor="#dddddd"
 +
| 7/INTB || INTA ||
 +
|- bgcolor="#dddddd"
 +
| 7/INTC || INTB ||
 +
|- bgcolor="#dddddd"
 +
| 7/INTD || INTC ||
 +
|- bgcolor="#eeeeee"
 +
| 8/INTA || INTA ||  PCI Slot 2
 +
|- bgcolor="#eeeeee"
 +
| 8/INTB || INTB ||
 +
|- bgcolor="#eeeeee"
 +
| 8/INTC || INTC ||
 +
|- bgcolor="#eeeeee"
 +
| 8/INTD || INTD ||
 +
|- bgcolor="#dddddd"
 +
| 9/INTA || INTB ||
 +
|- bgcolor="#dddddd"
 +
| 9/INTB || INTC ||
 +
|- bgcolor="#dddddd"
 +
| 9/INTC || INTD ||
 +
|- bgcolor="#dddddd"
 +
| 9/INTD || INTA ||
 +
|- bgcolor="#eeeeee"
 +
| A/INTA || INTC ||
 +
|- bgcolor="#eeeeee"
 +
| A/INTB || INTD ||
 +
|- bgcolor="#eeeeee"
 +
| A/INTC || INTA ||
 +
|- bgcolor="#eeeeee"
 +
| A/INTD || INTB ||

Revision as of 22:52, 10 June 2009

Interrupt Routing Registers

Values for routing IRQ's:

Value APIC Pin (hex.) APIC Pin (dec.)
0x01 0x17 23
0x02 0x16 22
0x03 0x10 16
0x04 0x11 17
0x05 0x05 5
0x06 0x12 18
0x07 0x7 7
0x08 0x14 20
0x09 0x09 9
0x0A 0x0a 10
0x0B 0x0b 11
0x0C 0x13 19
0x0D 0x15 21
0x0E 0x0E 14
0x0F 0x0F 15

Register

Each line is 4 bits.

0x7c 0x80 0x84
INTA SCII INTG
INTB TCOI INTH
INTC INTF INTJ
INTD INTQ INTK
PCEA INTU INTL
PCEB INTS INTM
PCEC IS0P INTN
PCED ITID ISA2

Wiring on M57SLI-S4

Device/Pin Routed to Pin Description
1/INTA INTF ISALPC
1/INTB INTS SMBus
2/INTA INTG Usb0
2/INTB INTQ Usb1
4/INTA INTN IDE
5/INTA ITID Sata1
5/INTB IS0P Sata2
5/INTC ISA2 Sata3
6/INTA INTU Bridge to Bus 1
6/INTB INTK Audio
8/INTA INTJ Ethernet

Bridges to the PCI-E Slots & Devices

Device/Pin Routed to Pin Description
F/INTA PCEB Bridge to Bus 7 - PCIE 16x (black)
F/INTB PCEC
F/INTC PCED
F/INTD PCEA
E/INTA PCEC Bridge to Bus 6
E/INTB PCED
E/INTC PCEA
E/INTD PCEB
D/INTA PCED Bridge to Bus 5
D/INTB PCEA
D/INTC PCEB
D/INTD PCEC
C/INTA PCEA Bridge to Bus 4
C/INTB PCEB
C/INTC PCEC
C/INTD PCED
B/INTA PCEB Bridge to Bus 3
B/INTB PCEC
B/INTC PCED
B/INTD PCEA
A/INTA PCEC Bridge to Bus 2 - PCIE 16x (blue)
A/INTB PCED
A/INTC PCEA
A/INTD PCEB

Bus 1 behind bridge from device 6

Device/Pin Routed to Pin Description
6/INTA INTC
6/INTB INTD
6/INTC INTA
6/INTD INTB
7/INTA INTD PCI Slot 1
7/INTB INTA
7/INTC INTB
7/INTD INTC
8/INTA INTA PCI Slot 2
8/INTB INTB
8/INTC INTC
8/INTD INTD
9/INTA INTB
9/INTB INTC
9/INTC INTD
9/INTD INTA
A/INTA INTC
A/INTB INTD
A/INTC INTA
A/INTD INTB
Retrieved from "http://www.coreboot.org/index.php?title=Nvidia_MCP55_Porting_Notes&oldid=8578"