Difference between revisions of "Project Ideas"

From coreboot
Jump to navigation Jump to search
Line 40: Line 40:


'''Mentors'''
'''Mentors'''
<br/>[https://www.coreboot.org/User:MartinRoth Martin Roth]<br/>
* [https://www.coreboot.org/User:MartinRoth Martin Roth]
<br/><br/>


== coreboot mainboard test suite reporting  ==
== coreboot mainboard test suite reporting  ==
Line 113: Line 114:


'''Mentors'''
'''Mentors'''
<br/>[https://www.coreboot.org/User:MartinRoth Martin Roth]<br/>
* [https://www.coreboot.org/User:MartinRoth Martin Roth]
 
<br/><br/>
== coreboot ARM SoC's mainboard port ==
 
While the links below are still relevant, there's now a coreboot port for ARM Exynos5. It was contributed by Google and the chip is used in a Chromebook. The port isn't quite done, but some of the heavy lifting is done, so ports to other SoCs should be easier.
* [http://www.xilinx.com/products/silicon-devices/epp/zynq-7000/index.htm Xilinx Zynq-7030]
* [http://www.altera.com/devices/fpga/cyclone-v-fpgas/hard-processor-system/cyv-soc-hps.html  Altera Cyclone V ]
* [http://www.st.com/internet/mcu/product/251211.jsp  ST spear1340]


[[ARM]] SoC's with PCIe are available. These systems can take advantage of coreboot's strength in properly configuring PCI devices, fast boot time and payload support.
Note that coreboot has in the past supported three different CPUs (x86, Alpha, PPC), so the structure is there for adding in a new processor family. We will need to find the right platform to do the work, but I (Ron) can provide a board and JTAG debugger if needed.
There was an ARM project started in 2011:
http://blogs.coreboot.org/blog/2011/05/11/gsoc2011-project-porting-coreboot-to-arm-architecture/
'''Skill Level'''
* coreboot and firmware: competent to expert
* ARM architecture: novice to competent
'''Requirements'''
* ARM mainboard
* flash recovery mechanism
'''Mentors'''
<br/><br/>


== Implement advanced coreboot features on existing mainboards ==
== Implement advanced coreboot features on existing mainboards ==
Line 185: Line 162:


'''Links'''
'''Links'''
* https://trello.com/b/pEdlwYTb/tiano-payload (possible TODOs for the project)
* http://www.tianocore.org/
* http://www.tianocore.org/
* https://github.com/pgeorgi/edk2/tree/coreboot-pkg
* https://github.com/pgeorgi/edk2/tree/coreboot-pkg
* https://trello.com/b/pEdlwYTb/tiano-payload (possible TODOs for the project)
* https://github.com/tianocore/tianocore.github.io/wiki/Coreboot_UEFI_payload
 
* http://notabs.org/coreboot/duet-payload/


'''Skill Level'''
'''Skill Level'''
Line 392: Line 370:


'''Mentors'''
'''Mentors'''
<br/>adurbin<br/>
* adurbin
<br/><br/>


== Add U-Boot as a generic coreboot payload ==
== Add U-Boot as a generic coreboot payload ==
Line 462: Line 441:


'''Mentors'''
'''Mentors'''
<br/>[https://www.coreboot.org/User:MartinRoth Martin Roth]<br/>
* [https://www.coreboot.org/User:MartinRoth Martin Roth]
<br/><br/>

Revision as of 18:30, 12 February 2016